| |
|
 |
HYNIX SEMICONDUCTOR INC
|
| Part No. |
HMT325S6BFR6C-H9
|
| OCR Text |
...s , cas , we in active low when sampled at the cross point of the rising edge of ck, signals cas , ras , and we define the operation to be executed by the sdram. v refdq v refca supply reference voltage for sstl15 inputs. ba[2:0] in ? sel... |
| Description |
256M X 64 DDR DRAM MODULE, DMA204
|
| File Size |
474.71K /
54 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
HYNIX SEMICONDUCTOR INC
|
| Part No. |
HY5DU561622ELTP-L
|
| OCR Text |
...and write data masks inputs are sampled on both rising and falling edges of it. the data paths are inter- nally pipelined and 2-bit prefetched to achieve very high bandwidth. all input and output voltage levels are compatible with sstl_2... |
| Description |
16M X 16 DDR DRAM, 0.75 ns, PDSO66
|
| File Size |
235.08K /
29 Page |
View
it Online |
Download Datasheet |
| |
|
|
HYNIX SEMICONDUCTOR INC
|
| Part No. |
HY5DU561622ELTP-JI
|
| OCR Text |
...and write data masks inputs are sampled on both rising and falling edges of it. the data paths are inter- nally pipelined and 2-bit prefetched to achieve very high bandwidth. all input and output voltage levels are compatible with sstl_2... |
| Description |
16M X 16 DDR DRAM, 0.7 ns, PDSO66
|
| File Size |
235.26K /
29 Page |
View
it Online |
Download Datasheet |
| |
|
|
ALLIANCE SEMICONDUCTOR CORP
|
| Part No. |
AS7C33128NTD36A-100BC AS7C33128NTD36A-166TQC
|
| OCR Text |
...sked. a, a0, a1 i sync address. sampled when a ll chip enables are active and adv/ld is asserted. dq[a,b,c,d] i/o sync data. driven as output when the chip is enabled and oe is active. ce0 , ce1, ce2 isync synchronous chip enables. sampl... |
| Description |
128K X 36 ZBT SRAM, 12 ns, PQFP100
128K X 36 ZBT SRAM, 9 ns, PQFP100
|
| File Size |
161.04K /
10 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
