| |
|
 |
Hi/fn, Inc.
|
| Part No. |
6500-100PH8
|
| OCR Text |
...enting addresses ; start moving dwords from X ; move 8 dwords (256 bits) ; move the value from memory to r3
cld lea esi,X mov ecx,256/32 rep movsd
In other words, the sequence of operations is:
Memory read 6500 write Internal registe... |
| Description |
Public Key Processor
|
| File Size |
68.36K /
9 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Intel
|
| Part No. |
82433NX 82433LX
|
| OCR Text |
...sted Write Buffer Two Buffers 4 dwords Each PCI-to-Memory Read Prefetch Buffer 4 Qwords Deep CPU-to-PCI Posted Write Buffer 4 dwords Deep CPU-to-PCI Read Prefetch Buffer 4 dwords Deep CPU-to-Memory and CPU-to-PCI Write Posting Buffers Accel... |
| Description |
LOCAL BUS ACCELERATOR (LBX)
|
| File Size |
530.69K /
54 Page |
View
it Online |
Download Datasheet |
| |
|
|
quicklogic
|
| Part No. |
QL5130
|
| OCR Text |
...The write strobe for individual dwords of data (on Usr_Addr_WrData[31:0]) during a user write transaction should be generated by logically ANDing this signal with Usr_Adr_Inc. This signal is active throughout a "configuration write" transac... |
| Description |
33 MHz/32-Bit PCI Target with Embedded
Programmable Logic and Dual Port SRAM
|
| File Size |
704.61K /
24 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
