| |
|
 |
Integrated Device Techn...
|
| Part No. |
9ZXL1530
|
| OCR Text |
...uffer utilizing low-power hcsl (lp-hcsl) outputs to reduce power consumption more than 50% from the original idt9zx21501. it is suitable for pci-express gen3 or qpi applications, and uses a fixed external feedback to maintain lo w drift... |
| Description |
Fixed feedback path
|
| File Size |
213.44K /
19 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Integrated Device Techn...
|
| Part No. |
9DBV0741AKILFT 9DBV0741AKLF 9DBV0741-17
|
| OCR Text |
...atures ? 7 1?200mhz low-power (lp) hcsl dif pairs with z o =100 ? ? easy ac-coupling to other logic families, see idt application note an-891 key specifications ? additive cycle-to-cycle jitter < 5ps ? output-to-output skew < 60ps ? ad... |
| Description |
7-Output 1.8V HCSL Fanout Buffer with Zo=100ohms
|
| File Size |
207.88K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Circuit Syst...
|
| Part No. |
9DBV0741
|
| OCR Text |
...tures ? 7 ? 1-200mhz low-power (lp) hcsl dif pairs w/z o =100 ? key specifications ? dif additive cycle-to-cycle jitter <5ps ? dif output-to-output skew < 60ps ? dif additive phase jitter is <100fs rms for pcie gen3 ? dif additive ph... |
| Description |
Integrated terminations; save 28 resistors compared to standard HCSL outputs
|
| File Size |
152.78K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Techn...
|
| Part No. |
9DBV0741
|
| OCR Text |
...tures ? 7 ? 1-200mhz low-power (lp) hcsl dif pairs w/z o =100 ? ? easy ac-coupling to other logic families, see idt application note an-891 key specifications ? additive cycle-to-cycle jitter <5ps ? output-to-output skew < 60ps ? additiv... |
| Description |
7-output 1.8V HCSL Fanout Buffer
|
| File Size |
216.98K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Techn...
|
| Part No. |
9DBV0231AKILF 9DBV0231AKILFT 9DBV0231AKLFT 9DBV0231-16
|
| OCR Text |
...tures ? 2 ? 1-200mhz low-power (lp) hcsl dif pairs key specifications ? dif cycle-to-cycle jitter <50ps ? dif output-to-output skew <50ps ? dif additive phase jitter is <100fs rms for pcie gen3 ? dif additive phase jitter <300fs rms (12... |
| Description |
2-output 1.8V PCIe Gen1/2/3 Zero Delay /Fanout Buffer
|
| File Size |
264.87K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
9DBV0631
|
| OCR Text |
...ures ? 6 - 1-200 mhz low-power (lp) hcsl dif pairs key specifications ? dif additive cycle-to-cycle jitter <5ps ? dif output-to-output skew <60ps ? dif additive phase jitter is <100fs rms for pcie gen3 ? dif additive phase jitter <300... |
| Description |
6-output 1.8 V PCIe Gen1-2-3 Zero Delay/Fanout Buffer
|
| File Size |
161.89K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Techn...
|
| Part No. |
9FGV0241AKLF
|
| OCR Text |
...0.7v low-power hcsl-compatible (lp-hcsl) dif pairs w/zo=100 ? ? 1 ? 1.8v lvcmos ref output w/wake-on-lan (wol) support key specifications ? dif cycle-to-cycle jitter <50ps ? dif output-to-output skew <50ps ? dif phase jitter is pcie gen1-... |
| Description |
2-OUTPUT VERY LOW POWER PCIE GEN 1-2-3-4 CLOCK GENERATOR
|
| File Size |
281.36K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Techn...
|
| Part No. |
9FGL0441BKILF 9FGL0441BKILFT 9FGL0451BKILF 9FGL04-16
|
| OCR Text |
...s ? 4 ? 100 mhz low-power hcsl (lp-hcsl) dif pairs ? 9fgl0441 default z out = 100 ? ? 9fgl0451 default z out = 85 ? ? 9fgl04p1 factory programmable defaults ? 1 - 3.3v lvcmos ref output w/wake-on-lan (wol) support ? easy ac-coupling to o... |
| Description |
4-output 3.3V PCIe Clock Generator
|
| File Size |
310.47K /
18 Page |
View
it Online |
Download Datasheet |
|
For
lp-hcsl Found Datasheets File :: 63 Search Time::2.938ms
Page :: | 1 | 2 | 3 | <4> | 5 | 6 | 7 | |
▲Up To
Search▲ |
|
Price and Availability
|
