 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 1 of 219 ? 2017 dialog semiconductor g eneral description da9063 is a high current system pmic suitable for dual - and quad - core processors used in smartphones, tablets, ultra - books , and other handheld applications that require up to 5 a core processor supply. da9063 contains six dc - dc buck converters designed for sm all external 1 h inductors capable of supplying in total up to 12 a continuous output (0.3 v to 3.3 v). the buck converters do not require external schottky diodes . they dynamically optimize their efficiency depending on the load current using an automati c sleep mode . the buck s incorporate pin and s/w controlled dynamic voltage control (dvc) to support processor load adaptive adjustment of the supply voltage. one buck can also be used in a ddr memory termination mode. eleven smartmirror tm programmable ldo regulators are incorporated, rated up to 300 ma. all support remote capacitor placement and can support operation from a low 1.5 v /1.8 v input voltage: this allows the linear regulators to be cascaded with a suitable buck supply to improv e overall system efficiency. processor core leakage can be minimized by using the integrated rail switch controller for ultra - fast power domain isolation/reconnection while current limited switches provide support for external peripherals such as external accessory or memory cards. there are five distinct operating modes consuming < 20 a including a 1.5 a rtc mode with alarm and wakeup. a system monitor watchdog can be enabled in active mode . the da9063 provides an otp start - up sequencing engine that o ffers autonomous hardware system start - up or software controlled start - up and configurable power modes. the on key detects the button press time and offers configurable key lock and application shutdown functions. up to 16 free ly configurable gpio pins can perform system functions , including : keypad supervision, application wakeup , and timing controlled external regulator , power switch, or other ic enable . an integrated 10 - channel adc includes advanced voltage monitoring, internal temperature supervision, t hree general - purpose channels with programmable high/low thresholds, an integrated current source for resistive measurements, and system voltage monitoring with a programmable low - voltage warning. the adc has 8 - bit resolution in auto mode and 10 - bit resolu tion in manual conversion mode. three rgb - led driver pins are provided with pwm control. ldo8 can be configured as a 6 - bit , pwm - controlled , vibration motor driver with automatic battery voltage correction.
da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 2 of 219 ? 2017 dialog semiconductor key features 6 dc - dc buck converters with dvc 2.5 a buckcore1 2.5 a buckcore2 2.5 a buckpro 1.5 a buckperi 1.5 a buckmem 1.5 a buckio 3 mhz switching frequency ( 10 %) ( allows use of low profile [ 1 mm ] 1 h inductors ) buck with ddr memory termination option 11 programmable ldo regulators : 3 low noise , 4 with dvc , 5 with current limited switch mode two rail switches power manager with programmable regulators , rail switch start - up , and configurable low power modes multiple master application support via two independent control interfaces system m onitor with w atchdog t imer up to 16 flexible gpio pins for enhanced wakeup and peripheral control rgb - led driver with autonomous flashing pwm vibration motor driver 10 - bit adc with nine c hannel s and configurable alarm thresholds regulator supervision with automatic under - / over - voltage protection coin cell/super - capacitor backup charger ultra - low power , 1.5 a rtc with alarm and oscillator circuitry with crystal frequency adjustment - 40 c to + 12 5 c junction temperature operation two package variants: 100 vfbga 8.0 mm x 8.0 mm x 1. 0 mm (0.8 mm pitch) , solder ball diameter 0. 30 mm 100 tfbga 8.0 mm x 8.0 mm x 1.2 mm (0.8 mm pitch), solder ball diameter 0.45 mm automotive aec - q100 grade 3 available a pplications smartphones ultra books tablets, e - books c ar inf otainment and adas n avigation devices set - top boxes, tv , and media players portable medical devices industrial control 5 a i n dual phase mode 3 a i n merged m ode da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 3 of 219 ? 2017 dialog semiconductor contents general description ................................ ................................ ................................ ............................ 1 key features ................................ ................................ ................................ ................................ ........ 2 applications ................................ ................................ ................................ ................................ ......... 2 contents ................................ ................................ ................................ ................................ ............... 3 1 references ................................ ................................ ................................ ................................ ..... 7 2 block diagram ................................ ................................ ................................ ............................... 7 3 regulator overview ................................ ................................ ................................ ....................... 8 4 package information ................................ ................................ ................................ ................... 11 4.1 pa ckage outlines ................................ ................................ ................................ ................ 11 4.2 pinout ................................ ................................ ................................ ................................ .. 13 5 electrical characteristics ................................ ................................ ................................ ........... 18 5.1 absolute maximum ratings ................................ ................................ ................................ 18 5.2 recommended operating conditions ................................ ................................ ................. 18 5.2.1 power derating curves ................................ ................................ ........................ 19 5.3 typical current consumption ................................ ................................ ............................. 20 5.4 digital i/o characteristics ................................ ................................ ................................ .... 21 5.5 watchdog ................................ ................................ ................................ ............................ 23 5.6 power manager and hs - 2 - wire control bus ................................ ................................ ...... 23 5.7 4 - wire control bus ................................ ................................ ................................ .............. 24 5.8 ld o voltage regulators ................................ ................................ ................................ ..... 26 5.8.1 ldo1 ................................ ................................ ................................ .................... 26 5.8.2 ldo2 ................................ ................................ ................................ .................... 27 5.8.3 ldo3 ................................ ................................ ................................ .................... 28 5.8.4 ldo4 ................................ ................................ ................................ .................... 30 5.8.5 ldo5 ................................ ................................ ................................ .................... 31 5.8.6 ldo6 ................................ ................................ ................................ .................... 33 5.8.7 ldo7 ................................ ................................ ................................ .................... 34 5.8.8 ldo8 ................................ ................................ ................................ .................... 36 5.8.9 ldo9 ................................ ................................ ................................ .................... 38 5.8.10 ldo10 ................................ ................................ ................................ .................. 39 5.8.11 ldo11 ................................ ................................ ................................ .................. 41 5.8.12 ldocore ................................ ................................ ................................ ........... 42 5.9 dc/dc buck converters ................................ ................................ ................................ ..... 43 5.9.1 buckcore1 and buckcore2 ................................ ................................ ........ 43 5.9.2 buckpro ................................ ................................ ................................ ........... 46 5.9.3 buckmem ................................ ................................ ................................ .......... 50 5.9.4 buckio ................................ ................................ ................................ ............... 52 5.9.5 buckperi ................................ ................................ ................................ .......... 53 5.9.6 typical characteristics ................................ ................................ ......................... 55 5.10 buck rail switches ................................ ................................ ................................ .............. 58 5.11 backup battery charger ................................ ................................ ................................ ...... 58 5.12 general purpose adc ................................ ................................ ................................ ........ 59 da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 4 of 219 ? 2017 dialog semiconductor 5.13 32k oscillator ................................ ................................ ................................ ...................... 60 5.14 internal oscillator ................................ ................................ ................................ ................ 60 5.15 por, reference generation, and voltage supervision ................................ ...................... 61 5.16 thermal supervision ................................ ................................ ................................ ........... 61 6 functional description ................................ ................................ ................................ ............... 62 6.1 power manager io ports ................................ ................................ ................................ ..... 63 6. 1.1 on/off port (nonkey) ................................ ................................ ......................... 63 6.1.2 wakeup port (chg_wake) ................................ ................................ ................ 64 6.1.3 hardware reset (noff, nshutdown, nonkey, gpio14, gpio15, watchdog) ................................ ................................ ................................ ...... 64 6.1.4 reset output (nreset) ................................ ................................ ...................... 64 6.1.5 system enable (sys_en) ................................ ................................ ................... 65 6.1.6 power enable (pwr_en) ................................ ................................ .................... 65 6.1.7 power1 enable (pwr1_en) ................................ ................................ ............... 65 6.1.8 gp_fb1, general purpose signal 1 (ext_wakeup/ready) .......................... 65 6.1.9 gp_fb2, general purpose signal 2 (pwr_ok/keep_act) ............................. 66 6.1.10 gp_fb3, general purpose signal 3 (out32k_2/nvib_brake) ....................... 66 6.1.11 supply rail fault (nvdd_fault ) ................................ ................................ ....... 66 6.1.12 interrupt request (nirq) ................................ ................................ ..................... 67 6.1.13 real time clock output (out_32k) ................................ ................................ ... 67 6.1.14 io supply voltage (vdd_io1 and vdd_io2) ................................ ..................... 67 6.2 operating modes ................................ ................................ ................................ ................. 68 6.2.1 active mode ................................ ................................ ................................ ...... 68 6.2.2 powerdown mode ................................ ................................ .......................... 68 6.2.3 re set mode ................................ ................................ ................................ ....... 69 6.2.4 rtc mode ................................ ................................ ................................ ........... 70 6.2.5 delivery mode ................................ ................................ ................................ . 70 6.2.6 no - power mode ................................ ................................ ............................... 71 6.2.7 po wer commander mode ................................ ................................ .................... 71 6.3 start - up from no - power mode ................................ ................................ ....................... 72 6.3.1 power - on - reset (npor) ................................ ................................ ..................... 72 6.4 exiting reset mode and application wakeup ................................ ................................ ..... 72 6.5 power supply sequencer ................................ ................................ ................................ .... 74 6.5.1 powering up ................................ ................................ ................................ ........ 74 6.5.2 power - up timing ................................ ................................ ................................ . 77 6.5.3 programmable slot delays ................................ ................................ .................. 77 6.5.4 powering down ................................ ................................ ................................ .... 78 6.5.5 us er programmable delay ................................ ................................ .................. 78 6.6 system monitor (watchdog) ................................ ................................ ............................... 80 6.7 gpio extender ................................ ................................ ................................ .................... 80 6.8 control interfaces ................................ ................................ ................................ ................ 84 6.8.1 power manager interface (4 - and 2 - wire control bus) ................................ ..... 84 6.8.2 high speed 2 - wire interface ................................ ................................ ............. 91 6.9 voltage regulators ................................ ................................ ................................ .............. 91 6.9.1 regulators controlled by software ................................ ................................ ...... 92 6.9.2 regulators controlled by hardware ................................ ................................ .... 92 6.9.3 power sequencer control of ldos ................................ ................................ ..... 93 da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 5 of 219 ? 2017 dialog semiconductor 6.9.4 dyna mic voltage control ................................ ................................ ..................... 94 6.9.5 voltage tracking mode ldo1 ................................ ................................ ............. 94 6.9.6 pull - down resistor ................................ ................................ .............................. 94 6.9. 7 bypass mode and current limit ................................ ................................ .......... 95 6.9.8 ldo supply from buck converter ................................ ................................ ....... 95 6.9.9 ldo sleep mode for reduced i out ................................ ................................ ....... 95 6.9.10 vibration motor driver ................................ ................................ .......................... 96 6.9.11 core regulator ldocore ................................ ................................ .................. 96 6.10 dc/dc buck converters ................................ ................................ ................................ ..... 97 6.10.1 buckcore1, buckcore2, and buckpro ................................ ................... 99 6.10.2 buckpro in ddr memory bus termination mode ................................ ......... 100 6.10.3 buckmem and buckio in merged mode ................................ ....................... 100 6.11 buck rail switches ................................ ................................ ................................ ............ 101 6.12 backup battery charger/rtc supply rail generator ................................ ....................... 102 6.13 general purpose adc ................................ ................................ ................................ ...... 103 6.13.1 adc overview ................................ ................................ ................................ ... 1 03 6.13.2 adc input mux ................................ ................................ ................................ . 103 6.13.3 manual conversion mode ................................ ................................ .................. 104 6.13.4 automatic measurements scheduler ................................ ................................ . 104 6.13.5 fixed threshold comparator ................................ ................................ ............. 108 6.14 real time clock ................................ ................................ ................................ ................ 109 6.14.1 32k oscillator ................................ ................................ ................................ .... 109 6.14.2 rtc counter and alarm ................................ ................................ .................... 111 6.15 adjustable frequency internal oscillator ................................ ................................ .......... 112 6.16 reference voltage generation: vref, vlnref ................................ ............................. 112 6.17 thermal supervision ................................ ................................ ................................ ......... 112 6.18 main system rail voltage supervision ................................ ................................ ............. 112 7 register map ................................ ................................ ................................ .............................. 113 8 application information ................................ ................................ ................................ ............ 116 8.1 capacitor selection ................................ ................................ ................................ ........... 116 8.2 backup device ................................ ................................ ................................ .................. 117 8.3 inductor selection ................................ ................................ ................................ ............. 117 8.4 resistors ................................ ................................ ................................ ........................... 118 8.5 external pass transistors ................................ ................................ ................................ . 118 8.6 crystal ................................ ................................ ................................ ............................... 118 8.7 layout guidelines ................................ ................................ ................................ ............. 119 8.7.1 general recommendations ................................ ................................ ............... 119 8.7.2 ldos and switched mode supplies ................................ ................................ .. 119 8.7.3 crystal oscillator ................................ ................................ ................................ 119 8.7.4 thermal connection, land pad, and stencil design ................................ ......... 119 9 definitions ................................ ................................ ................................ ................................ .. 120 9.1 power dissipation and thermal design ................................ ................................ ............ 120 9.2 regulator parameter - dropout voltage ................................ ................................ ........... 121 9.3 regulator parameter - power supply rejection ................................ ............................... 121 9.4 regulator parameter - line regulation ................................ ................................ ............ 121 9.5 regulator parameter - load regulation ................................ ................................ ........... 122 da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 6 of 219 ? 2017 dialog semiconductor 10 ordering information ................................ ................................ ................................ ................ 123 appendix a register descriptions ................................ ................................ ................................ 124 a.1 register page control ................................ ................................ ................................ ....... 124 a.2 register page 0 ................................ ................................ ................................ ................ 124 a.2.1 power manager control and monitoring ................................ ............................ 124 a.2.2 gpio control ................................ ................................ ................................ ..... 133 a.2.3 regulator control ................................ ................................ ............................... 140 a.2.4 gpadc ................................ ................................ ................................ .............. 150 a.2.5 adc results ................................ ................................ ................................ ...... 151 a.2.6 rtc calendar and alarm ................................ ................................ .................. 153 a.3 register page 1 ................................ ................................ ................................ ................ 155 a.3.1 power sequencer ................................ ................................ .............................. 156 a.3.2 regulator settings ................................ ................................ ............................. 161 a.3.3 backup battery charger ................................ ................................ .................... 196 a.3.4 high power gpo pwm ................................ ................................ ..................... 197 a.3.5 gpadc thresholds ................................ ................................ ........................... 199 a.4 register page 2 ................................ ................................ ................................ ................ 201 a.4.1 otp ................................ ................................ ................................ .................... 201 a.4.2 customer tri m and configuration ................................ ................................ ..... 202 a.5 register page 3 ................................ ................................ ................................ ................ 216 da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 7 of 219 ? 2017 dialog semiconductor 1 references dialog semiconductor technical documentation is available on the support site : www.dialog - semiconductor.com/support . [1] an - pm - 068 , application note , vbbat c urrent in rtc or delivery m odes , dialog semiconductor. [2] an - pm - 024, application note, da9063 voltage monitoring , dialog semiconductor. [3] an - pm - 010 , application note, pcb layout guidelines , dialog semiconducto r. 2 block diagram figure 1 : block diagram d a t a / g p i o 1 4 c l k / g p i o 1 5 n c s s i s k h s 2 - w i r e i n t e r f a c e s o v d d _ i o 1 m u l t i p l e x e d g p i o e x t e n d e r g p i o 1 / a d c i n 2 g p i o 2 / a d c i n 3 g p i o 0 / a d c i n 1 p i n s - m u l t i p l e x e d w i t h g p - a d c / c o n t r o l / h s i 2 c g p i o 9 / p w r _ e n g p i o 1 3 / g p _ f b 1 g p i o 1 0 / p w r 1 _ e n g p i o 8 / s y s _ e n g p i o 1 4 / d a t a g p i o 1 5 / c l k g p i o _ 1 2 / n v d d _ f a u l t 4 - w i r e / 2 - w i r e i n t e r f a c e d i g c t r l v d d _ i o 2 t e m p s e n s o r v o l t a g e s u p e r - v i s i o n r t c 3 2 k h z o s c r t c d i g i t a l r e f v o l t a g e / c u r r e n t b i a s i n g c i r c u i t i n t e r n a l o s c g e n e r a l p u r p o s e 1 0 b i t a d c d i g c t r l 1 . 0 u f l d o 5 0 . 9 - 3 . 6 v v l d o 5 l d o 3 ( d v c ) 0 . 9 - 3 . 4 4 v d i g c t r l 2 . 2 u f l d o 4 ( d v c ) 0 . 9 - 3 . 4 4 v d i g c t r l 2 . 2 u f v l d o 3 v l d o 4 v s y s / v b u c k x l d o 1 ( d v c ) 0 . 6 - 1 . 8 6 v d i g c t r l 1 . 0 u f v l d o 1 l d o 6 ( l n ) 0 . 9 - 3 . 6 v d i g c t r l 2 . 2 u f l d o 8 ( v i b ) 0 . 9 C 3 . 6 v d i g c t r l 2 . 2 u f l d o 9 ( l n ) 0 . 9 5 C 3 . 6 v d i g c t r l 2 . 2 u f l d o 1 0 ( l n ) 0 . 9 C 3 . 6 v d i g c t r l 2 . 2 u f v l d o 6 v l d o 8 v l d o 9 v l d o 1 0 v d d c o r e l d o 7 0 . 9 - 3 . 6 v d i g c t r l 2 . 2 u f v d d c o r e v d d c o r e 2 . 2 u f d i g c t r l l d o c o r e 2 . 5 v v s y s / v b u c k x v l d o 7 v s y s / v b u c k x v s y s / v b u c k x v s y s / v b u c k x d i g c t r l v b b a t s y s _ e n / g p i o 8 p w r _ e n / g p i o 9 p w r 1 _ e n / g p i o 1 0 n r e s e t n s h u t d o w n n i r q n o n k e y a d c i n 1 / g p i o 0 a d c i n 2 / g p i o 1 a d c i n 3 / g p i o 2 v s y s / v b u c k x / v d d r e f g p _ f b 2 v d d c o r e o t p m e m o r y w a t c h d o g t i m e r 4 7 0 n f g p _ f b 3 2 . 2 u f v l n r e f v s y s / v b u c k x g p i o 3 / c o r e _ s w g g p i o 4 / c o r e _ s w s g p i o 6 / p e r i _ s w s g p i o 5 / p e r i _ s w g b a c k u p c h a r g e r o u t _ 3 2 k d i g c t r l v r e f ( 2 . 2 u f ) p o w e r m a n a g e r o n / o f f c o n t r o l r e s e t g e n e r a t i o n o t p - p r o g r a m m a b l e w a k e - u p a n d s h u t d o w n s e q u e n c i n g c o n t r o l s y s t e m m o n i t o r i n t e r r u p t h a n d l e r g p i o 1 1 d i g c t r l 1 h 2 x 4 7 f b u c k p r o v s y s v b u c k _ p r o 1 h b u c k m e m v s y s v b u c k _ m e m 1 h 2 x 2 2 f b u c k i o v s y s v b u c k _ i o 1 h b u c k c o r e 1 v s y s v b u c k _ c o r e 1 d i g c t r l d i g c t r l d i g c t r l 1 2 p f 1 2 p f v d d r e f d a 9 0 6 3 g p i o 7 / c h g _ l p 1 h 2 x 2 2 f b u c k p e r i v s y s v b u c k _ p e r i d i g c t r l v t t r / c m p 1 v 2 v t t q / e _ g p i 2 l d o 2 ( d v c ) 0 . 6 - 1 . 8 6 v d i g c t r l 2 . 2 u f v l d o 2 v s y s / v b u c k x 1 h 2 x 2 2 / 4 7 f b u c k c o r e 2 v s y s v b u c k _ c o r e 2 4 7 n f c o r e _ s w g / g p i o 3 c o r e _ s w s / g p i o 4 p e r i _ s w g / g p i o 5 p e r i _ s w s / g p i o 6 c p b u c k r a i l s w i t c h c o n t r o l l e r v _ c p 2 . 2 u f l d o 1 1 0 . 9 C 3 . 6 v d i g c t r l v l d o 1 1 v s y s / v b u c k x i r e f ( 2 0 0 k ) n o f f t w o - p h a s e d c d c d o u b l e c u r r e n t d c d c d i g c t r l d i g c t r l z t z t t p ( v f u s e ) ) c h g _ w a k e v s y s 2 x 2 2 / 4 7 f 2 x 2 2 / 4 7 f g p _ f b 1 / g p i o 1 3 n v d d _ f a u l t / g p i o _ 1 2 da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 8 of 219 ? 2017 dialog semiconductor 3 regulator overview table 1 : regulators regulator supplied pin s supplied vo ltage (v) supplied max. current (ma) external co mponent notes buckcore1 vbuckcore1 0.3 to 1.5 7 1250/ 2500 ( full - current mode ) 1.0 h/ 44 f / 88 f gpio and host interface - controlled dvc with variable slew rate (10 mv in [ 0.5 , 1.0 , 2.0 , 4.0 ] s) 10 mv steps < 0.7 v pfm mode only 2500 ma in full - current mode (double pass device and current limit) p rovides dual - phase b uck with up to 5 a if combined with buckcore2 buckcore2 vbuckcore2 0.3 to 1.5 7 1250 / 2500 ( full - current mode ) 1.0 h/ 44/88 f gpio and host interface - controlled dvc with variable slew rate (10 mv in [ 0.5/1.0/2.0/4.0 ] s) 10 mv steps < 0.7 v pfm mode only 2500 ma in full - current mode (double pass device and current limit ) p rovides dual - phase buck if combined with buckcore1 buckpro vbuckpro 0.53 to 1.80 1250 / 2500 ( full - current mode ) 1.0 h/ 44/88 f gpio and host interface - controlled dvc with variable slew rate, (10 mv in [ 0.5/1.0/2.0/4.0 ] s ) 10 mv steps and vtt regulator mode < 0.7 v pfm mode only 2500 ma in full - current mode (double pass device and current limit) buckmem vbuckmem 0.8 to 3.34 1500 1.0 h/ 44 f gpio and host interface - controlled dvc with variable slew rate (10 mv in [ 0.5/1.0/2.0/4.0 ] s) 20 mv steps c an be merged with bu ck_io towards single b uck with up to 3 a output current buckio vbuckio 0.8 to 3.34 1500 1.0 h/ 44 f gpio and host interface - controlled dvc with variable slew rate (10 mv in [ 0.5/1.0/2.0/4.0 ] s ) 20 mv steps, can be merged with buck_mem da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 9 of 219 ? 2017 dialog semiconductor regulator supplied pin s supplied vo ltage (v) supplied max. current (ma) external co mponent notes buckperi vbuckperi 0.8 to 3.34 1500 1.0 h/ 44 f gpio and host interface - controlled dvc with variable slew rate (10 mv in [ 0.5/1.0/2.0/4.0 ] s) 20 mv steps ldo1 vldo1 0.6 to 1.86 100 1.0 f gpio and host interface - controlled dvc with variable slew rate (10 mv in [ 0.5/1.0/2.0/4.0 ] s) 20 mv steps o ptional voltage tracking of buckcore or buckpro ldo2 vldo2 0.6 to 1.86 200 2.2 f gpio and host interface - controlled dvc with variable slew rate (10 mv in [ 0.5/1.0/2.0/4.0 ] s) 20 mv steps ldo3 vldo3 0.9 to 3.44 200 2.2 f bypass mode gpio and host interface - controlled dvc with variable slew rate (10 mv in [ 0.5/1.0/2.0/4.0 ] s) 20 mv steps ldo4 vldo4 0.9 to 3.44 200 2.2 f bypass mode g pio and host interface - controlled dvc with variable slew rate (10 mv in [ 0.5/1.0/2.0/4.0 ] s) 20 mv steps ldo5 vldo5 0.9 to 3.6 100 1.0 f 50 mv steps ldo6 vldo6 0.9 to 3.6 200 2.2 f low noise 50 mv steps ldo7 vldo7 0.9 to 3.6 200 2.2 f bypass mode 50 mv steps c ommon supply with ldo8 ldo8 vldo8 0.9 to 3.6 200 2.2 f bypass and switching vibration motor driver mode 50 mv steps c ommon supply with ldo7 ldo9 vldo9 0.95 to 3.6 200 2.2 f low noise 50 mv steps otp trimmed c ommon supply with ldo10 da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 10 of 219 ? 2017 dialog semiconductor regulator supplied pin s supplied vo ltage (v) supplied max. current (ma) external co mponent notes ldo10 vldo10 0.9 to 3.6 300 2.2 f low noise ldo 50 mv steps c ommon supply with ldo9 ldo11 vldo11 0.9 to 3.6 300 2.2 f bypass mode 50 mv steps backup vbbat 1.1 to 3.1 6 470 nf 100/200 mv steps c onfigurable charge current between 100 a and 6000 a r everse current protection (rcp) ldocore internal pmic supply 2.5 2 % accuracy 4 2.2 f internal ldo otp trimmed da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 11 of 219 ? 2017 dialog semiconductor 4 package information 4.1 package outlines figure 2 : package outline drawing 100 vf bga 0.3 mm ball diameter da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 12 of 219 ? 2017 dialog semiconductor figure 3 : package outline drawing 100 tf bga 0. 45 mm ball diameter da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 13 of 219 ? 2017 dialog semiconductor 4.2 pin out figure 4 : connection diagram table 2 : pin type definition pin type description pin type description di digital input ai analog input do digital output ao analog output dio digital input/output aio analog input/output p wr power supply gnd ground connection 1 2 3 4 5 6 7 8 9 10 a xtal_out vref vsys so si vddcore data_ gpio14 clk_ gpio15 nvdd_fault _ gpio12 out32k a da9063 (8x8) b xtal_in vlnref ncs sk vttr_ cmp1v2 chg_wake nirq nshutdown sys_en_ gpio8 pwr1_en_ gpio10 b bga100 (87 + 13 vss) vhpwr very high power signals up to 1a/ball, maximize routing width c vldo11 iref vdd_io2 vdd_io1 adcin2_ gpio1 adcin3_ gpio2 adcin1_ gpio0 gp_fb2 pwr_en_ gpio9 v_cp c hipwr high power signals up to 1a, use wide routing mpwr power signals up to 500ma d vldo10 vdd_ldo11 gpio_7 vddq_ e_gpi2 tp vss_quiet vss_quiet peri_sws_ gpio6 nreset swbuckpro _b d noisy noisy digital signals not sensitive to noise norm quasi static digital signals not sensitive to noise e vldo9 vdd_ ldo7_8 vdd_ ldo9_10 vss_quiet vss_noisy vss_noisy vss_noisy gp_fb1_ gpio13 gpio11 swbuckpro _a e sens sensitive analog signals xxx potentially not used (improved heat sink vss plane when vias removed) f vldo8 vldo7 vdd_ldo6 vss_quiet vss_noisy vss_noisy vss_noisy vdd_ buckpro vdd_ buckpro sw buckcore2_ a f via vss_noisy noisy high power ground, maximize routing width g vldo6 vdd_ldo5 vdd_ldo3 vdd_ldo4 vss_noisy vss_noisy vss_noisy vdd_ buckcore2 vdd_ buckcore2 sw buckcore2_ b g vss_quiet quiet ground, use wide routing pcb routing h vldo5 vdd_ldo2 vdd_ldo1 vdd_ buckperi vdd_ buckmem vdd_ buckio vdd_ buckcore1 vdd_ buckcore1 gp_fb3 sw buckcore1_ a h j vldo4 vbuckperi vbuckmem noff peri_swg_ gpio5 core_swg_ gpio3 nonkey core_sws_ gpio4 vbbat sw buckcore1_ b j k vldo3 vldo2 vldo1 vbuckio swbuckperi swbuckme m swbuckio vbuckcore 1 vbuckcore 2 vbuckpro k 1 2 3 4 5 6 7 8 9 10 s e e b a l l s t h r o u g h p a c k a g e da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 14 of 219 ? 2017 dialog semiconductor table 3 : pin description pin pin name alternate function type ( table 2 ) description power manager a9 nvdd_fault gpio12 do/dio indication for low supply voltage / gpio12 / vdd_mon controlled gpo b6 chg_wake di/ p wr wakeup signal from companion charger to trigger a start - up and temporary supply voltage for pmic (vbus_prot in case of an inserted supply until charger buck provides power to v sys ). connect to gnd if not used. b7 nirq do irq line for host b8 nshutdown di active - low input from switch or host to initiate shutdown b9 sys_en gpio8 di/dio hardware enable of power domain system/gpio8 b10 pwr1_en gpio10 di/dio hardware enable of power domain power1/gpio10 with high power output / input for power sequencer wait id c3 vdd_io2 pwr alternate supply i/o voltage c4 vdd_io1 pwr fir st supply i/o voltage rail c8 gp_fb2 do/di pwr_ok status indicator: all supervised regulators are in - range / hw input for watchdog supervision / d ual - phase buckcore voltage sense at output capacitor c9 pwr_en gpio9 di/dio hardware enable of power domain power / s equencer controlled gpo d3 gpio7 dio sequencer controlled gpo d5 tp dio test pin: enables power commander boot mode and supply pin for otp fusing voltage d9 nreset do active low reset for host e8 gp_fb1 gpio13 do/dio status indication for host of a valid wakeup event (ext_wakeup) / indicator for on - going power mode transition (ready) / gpio13, regulator hw control e9 gpio11 dio gpio11 with high power output and blinking feature h9 gp_fb3 do/do seco nd 32k oscillator output: out32_2 / vib_break control signal for vibration motor driver (ldo8) j4 noff di active - low input from error indication line to initiate fast emergency shutdown j7 nonkey di on/ o ff key with optional long press shutdown da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 15 of 219 ? 2017 dialog semiconductor pin pin name alternate function type ( table 2 ) description 4 - wire/2 - wire interfaces a4 so d o 4 - wire data output a5 si dio 4 - wire data input / 2 - wire data a7 data gpio14 dio hs - 2 - wire d ata / gpio14 (optional reset if long press in parallel with gpi15) with high power output and blinking feature a8 clk gpio15 di hs - 2 - wire c lock / gpio15 (optional reset if long press in parallel with gpi14) with high power output and blinking feature b3 ncs di 4 - wire (active low) chip select b4 sk di 4 - wire/2 - wire clock voltage regulators a3 v sys pwr supply voltage for pmic and input for voltage supervision (decouple with 1.0 f) a6 vddcore ao regulated supply for internal circuitry (2.2 v /2.5 v) (decouple with 2.2 f) c1 vldo11 ao output voltage from ldo11 d1 vldo10 ao output voltage from ldo10 d2 vdd_ldo11 pwr supply voltage for ldo11 e1 vldo9 ao output voltage from ldo9 e2 vdd_ldo7_8 pwr supply voltage for ldo7 and ldo8 e3 vdd_ldo9_10 pwr supply voltage for ldo9 and ldo10 f1 vldo8 ao output voltage from ldo8 f2 vldo7 ao output voltage from ldo7 f3 vdd_ldo6 pwr supply voltage for ldo6 g1 vldo6 ao output voltage from ldo6 g2 vdd_ldo5 pwr supply voltage for ldo5 g3 vdd_ldo3 pwr supply voltage for ldo3 g4 vdd_ldo4 pwr supply voltage for ldo4 h1 vldo5 ao output voltage from ldo5 h2 vdd_ldo2 pwr supply voltage for ldo2 h3 vdd_ldo1 pwr supply voltage for ldo1 j1 vldo4 ao output voltage from ldo4 k1 vldo3 ao output voltage from ldo3 k2 vldo2 ao output voltage from ldo2 k3 vldo1 ao output voltage from ldo1 da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 16 of 219 ? 2017 dialog semiconductor pin pin name alternate function type ( table 2 ) description dc/dc buck converters a1 xtal_out aio 32 khz c rystal connection (adjust with 10 pf) a2 vref aio filter node for internal reference voltage (decouple with 2.2 f) a10 out_32k do 32 khz o scillator buffer b1 xtal_in aio 32 khz c rystal connection (adjust with 10 pf) b2 vlnref filter node for ln (low noise) (decouple with 2.2 f) b5 vttr cmp1v2 ao/do memory bus termination reference voltage (50 % of vddq), comp1v2 controlled gpo c2 iref ao connection for bias setting (configure with high precision 200 k? resistor) c5 adcin2 gpio1 ai/dio connection to gpadc channel 2 with 1.2 v hw comparator irq/gpio1, regulator hw control c6 adcin3 gpio2 ai/dio connection to gpadc channel 3/gpio2, regulator hw control c7 adcin1 gpio0 ai/dio connection to gpadc auto channel 1 with threshold irq and resistor measurement option/gpio0 c10 v_cp aio charge pump output bypass (decouple with 10 nf) d4 vddq e_gpi2 ai/do buckpro target voltage sense port / s tate of e_gpi2 controlled gpo d8 peri_sws gpio6 ai/do buckperi sense node from rail switch output/ gpio6 pulled down when switch is open d10 swbuckpro_b ao switching node for buckpro ( full - current ) e10 swbuckpro_a ao switching node for buckpro ( half - current ) f8, f9 vdd_buckpro pwr supply voltage for b uck to be connected to v sys f10 swbuckcore2_a ao switching node for buckcore2 ( half - current ) g8, g9 vdd_buckcore2 pwr supply voltage for b uck to be connected to v sys g10 swbuckcore2_b ao switching node for buckcore2 ( full - current ) h4 vdd_buckperi pwr supply voltage for b uck to be connected to v sys h5 vdd_buckmem pwr supply voltage for b uck to be connected to v sys h6 vdd_buckio pwr supply voltage for b uck to be connected to v sys h7, h8 vdd_buckcore1 pwr supply voltage for b uck to be connected to v sys h10 swbuckcore1_a ao switching node for buckcore1 ( half - current ) da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 17 of 219 ? 2017 dialog semiconductor pin pin name alternate function type ( table 2 ) description j2 vbuckperi ai sense node for buckperi j3 vbuckmem ai sense node for dc/dc buckmem j5 peri_swg gpio5 aio/dio nmos gate driver for b uck rail switch/gpio5 j6 core_swg gpio3 aio/dio nmos gate driver for b uck rail switch/gpio3 j8 core_sws gpio4 ai/do buckcore sense node from rail switch output or output capacitor of dual - phase buckcore/ c onnection of internal switch to the output of ldo1/gpio4 pulled down when switch is open j10 swbuckcore1_b ao switching node for buckcore1 ( full - current ) k4 vbuckio ai sense node for buckio k5 swbuckperi ao switching node for buckperi k6 swbuckmem ao switching node for buckmem k7 swbuckio ao switching node for buckio to be connected to swbuckmem for b uck merge k8 vbuckcore1 ai sense node for buckcore1 k9 vbuckcore2 ai sense node for buckcore2 k10 vbuckpro ai sense node for buckpro backup battery charger j9 vbbat aio backup battery connection coin - cell or s uper - cap (decouple with 470 nf) vss d6 - 7, e4, f4 gnd gnd vss_ldo, vss_adc, vss_core, vsub e5 - 7, f5 - 7, g5 - 7 gnd gnd vss_buckcore1_a, vss_buckcore1_b, vss_buckcore2_a, vss_buckcore2_b, vss_buck_pro_a, vss_buck_pro_b, vss_buck_io, vss_buck_mem, vss_buck_peri da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 18 of 219 ? 2017 dialog semiconductor 5 electrical characteristics 5.1 absolute maximum ratings stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. these are stress ratings only, so functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification are not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. table 4 : absolute maximum ratings parameter symbol /pin c onditions min typ max unit storage temperature t stg - 65 + 150 c j unction temp erature t j note 1 - 40 +15 0 c supply voltage v sys , chg_wake - 0.3 5.5 v a ll other pins note 2 - 0.3 v ddref + 0.3 v esd protection - human body model (hbm) v esd_hbm 2000 v esd protection - charged device model (cdm) v esd_ cd m corner pins 75 0 v all other pins 50 0 note 1 see section 5.16 and section 6.17 . note 2 maximum v ddref = 5.5 v. an internal node v ddref is defined as the higher rail of chg_wake and v sys . 5.2 recommended operating conditions all voltages are referenced to vss unless otherwise stated. currents flowing into da9063 are deemed positive; currents flowing out are deemed negative. all parameters are valid over the recommended temperature range and power supply range unless otherwise stated. please note that the power dissipation must be limited to avoid overheating of d a9063 . table 5 : recommended operating conditions parameter symbol /pin c onditions min typ max unit junction temperature t j - 40 +1 25 c supply voltage v sys , chg_wake 0 5.5 v supply voltage io v dd_io1/2 note 1 1.2 3.6 v thermal resistance junction to ambient ? ja 100 vfbga package note 2 27.7 c /w 100 tfbga package note 2 26.1 c /w da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 19 of 219 ? 2017 dialog semiconductor parameter symbol /pin c onditions min typ max unit maximum power dissipation , see section 5.2.1 p d 100 vfbga derating factor above t a = 70 c: 36.1 mw/c (1/ ja ) 2000 mw 100 t fbga derating factor above t a = 70 c: 38.3 mw/c (1/ ja ) 2 1 00 mw note 1 v ddio1/2 must not exceed v ddref . note 2 obtained from package thermal simulations, jedec 2 s2p four layer board (76.2 mm x 114 mm x 1.6 mm), 70 m (2 oz) copper thickness power planes, 35 m (1 oz) copper thickness signal layer traces, natural convection (still air), see section 4.1 4.1 . 5.2.1 power derating curves figure 5 : 100 vfbga power der ating curve table 6 : typical temperatures t a = 70 c t a = 85 c t a = 105 c t j_warn p d = 1.99 w p d = 1.44 w p d = 0.72 w t j_crit p d = 2.53 w p d = 1.99 w p d = 1.26 w da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 20 of 219 ? 2017 dialog semiconductor figure 6 :100 tfbga power derating curve table 7 : typical temperatures t a = 70 c t a = 85 c t a = 105 c t j_warn p d = 2.11 w p d = 1. 53 w p d = 0.7 7 w t j_crit p d = 2.68 w p d = 2.11 w p d = 1.34 w 5.3 typical current consumption table 8 : typical current consumption operating mode conditions ( note 1 ) backup device battery unit no - power mode (por) 2.4 v > v ddref > vbbat > 1.5 v 0 16 a delivery mode note 2 vbbat > v ddref > 1.5 v 0.5 0 .4 note 3 a v ddref > vbbat > 1.5 v 0 1.5 rtc mode note 2 vbbat > v ddref > 2.0 v 1.4 1.06 note 3 a v ddref > vbbat > 2.0 v 0.05 7 reset mode v ddref > 2.2 v, supplies off (except ldocore), rtc on, pulsed mode : a vbbat > v ddref 1.6 11 vbbat < v ddref 0.05 18 da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 21 of 219 ? 2017 dialog semiconductor operating mode conditions ( note 1 ) backup device battery unit low - power mode vsys > vdd_fault_lower, supplies off (except ldocore), all blocks in powerdown mode , rtc on, pulsed mode with limited parametric compliance 18 a powerdown mode (hibernate) v sys > vdd_fault_lower, supplies off (except ldocore), all blocks in powerdown mode , rtc on 40 a powerdown mode (standby) buckcore, ldocore, ldo2, 4, 5 enabled, rtc and gpio unit on 65 note 4 a active mode all supplies, gpio, rtc and gpadc on 320 a note 1 nonkey/chg_wake/ v ddref detection circuit is enabled in all modes . note 2 see vbbat current in rtc or delivery modes [1] note 3 0 a if no main battery available . note 4 regulators are running in sleep mode . 5.4 digital i / o characteristics table 9 : digital i / o electrical characteristics , t j = - 40 oc t o + 125 o c parameter symbol test conditions min typ max unit gpi0 to gpi15, noff, nshutdown sys_en, pwr_en, pwr1_en input high voltage vih vddcore mode 1.0 v sys v vdd_io2 mode 0.7*vdd_io2 v sys gpi0 to gpi15, noff, nshutdown sys_en, pwr_en, pwr1_en input low voltage vil vddcore mode - 0.3 0.4 v vdd_io2 mode - 0.3 0.3*vdd_io2 nonkey, chg_wake input high voltage vih rtc mode 1.0 v sys v nonkey, chg_wake input low voltage vil rtc mode - 0.3 0.4 v clk, data, sk, si (2 - wire mode ) input high voltage vih vddcore mode 1.0 v vdd_io2 mode 0.7*vdd_io2 clk, data, sk, si (2 - wire mode ) input low voltage vil vddcore mode 0.4 v vdd_io2 mode 0.3*vdd_io2 sk, ncs, si (4 - wire mode ) input high voltage vih 0.7*vdd_iox v sk, ncs, si (4 - wire mode ) input low voltage vil 0.3*vdd_iox v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 22 of 219 ? 2017 dialog semiconductor parameter symbol test conditions min typ max unit gpo0 to gpo15, nvdd_fault, so, nreset, nirq, , e_gpi_2, comp1v2, out_32k, out_32k_2 output high voltage voh = 1 ma vdd_io x 1.5 v vdd_io1 mode 0.8*vdd_io1 v vdd_io2 mode 0.8*vdd_io2 gpo 1, 3 to 6, 10, and 12 to 15, data, si (2 - wire mode ) so, nreset, nirq, pwr_ok (open drain mode) output high voltage voh open d rain v ddref v gpo0 to gpo15, so, nvdd_fault, nreset ( note 1 ) , nirq ( note 1 ) , pwr_ok, e_gpi_2, comp1v2, out_32k, out_ 32k_2, output low voltage vol = 1 ma 0.3 v data, si (2 - wire mode ) output low voltage vol = 3 ma 0.24 v si (2 - wire mode ) output low voltage vol = 20 ma 0.4 v clk, data, sk, si input capacitance c in 10 pf si (2 - wire mode) data fall time t fda fast cb < 550 pf 20 + 0.1 cb 120 ns hs 10 < cb < 100 pf 10 40 hs cb < 400 pf 20 80 sink current capability gpo 10, 11, 14, 15 v gpio = 0.5 v note 2 11 ma source current capability gpo 10, 11,14,15 v gpio = 0.8 * vdd_io1/2 note 2 - 4 ma sink current capability gpo 0 to 9, 12, 13 v gpio = 0.3 v 1 ma source current capability gpo 0 to 9, 12, 13 v gpio = 0.8 * vdd_io1/2 note 3 - 1 ma gpi pull - down resistor 50 100 250 k ? da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 23 of 219 ? 2017 dialog semiconductor parameter symbol test conditions min typ max unit gpo pull - up resistor note 4 vdd_io1/2 = 1.5 v 60 180 310 k ? vdd_io1/2 = 1.8 v 45 120 190 vdd_io1/2 = 3.3 v 20 40 60 note 1 electrical characteristics are guaranteed down to v ddref = 2.0 v (vpor_lower). for lower voltages the port continues operating with reduced performance. note 2 at low v ddref values and high temperatures, the sink current capability is reduced. note 3 for vdd_io1/2 < 1.5 v the source current ca pa bility is reduced . note 4 v(pad) = 0 v . 5.5 watchdog table 10 : watchdog , t j = - 40 oc to +125 oc parameter symbol test c onditions min typ max unit minimum watchdog time t wdmin 0.18 0.256 0.33 s maximum watchdog time t wdmax 1.44 2.048 2.64 s 5.6 power manager and hs - 2 - wire control bus figure 7 : 2 - wire bus timing table 11 : power manager and hs - 2 - wire control bus electrical characteristics , t j = - 40 oc to + 125 oc parameter symbol test conditions min typ max unit bus free time stop to start 0.5 s bus line capacitive load cb 150 pf standard / fast / fast + mode clk clock frequency note 1 0 1000 khz bus free time stop to start 0.5 s start condition set - up time 0.26 s start condition hold time sth 0.26 s clk low time clkl 0.5 s c l k / s k d a t a / s i s t h c l k l c l k h d s t t s s d h t da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 24 of 219 ? 2017 dialog semiconductor parameter symbol test conditions min typ max unit clk high time clkh 0.26 s 2 - wire clk and data rise time (input requirement) 1000 ns 2 - wire clk and data fall time (input requirement) 300 ns data set - up time dst 50 ns data hold - time dht 0 ns data valid time 0.45 s data valid time acknowledge 0.45 s stop condition set - up time tss 0.26 s high speed mode clk clock frequency requires vddio 1.8 v note 1 0 3400 khz start condition set - up time 160 ns start condition hold time sth 160 ns clk low time clkl 160 ns clk high time clkh 60 ns 2 - wire clkh and sdah rise/fall time i nput requirement 160 ns data set - up time dst 10 ns data hold - time dht 0 ns stop condition set - up time tss 160 ns note 1 minimum clock frequency is 10 khz if 2wire_to is enabled 5.7 4 - wire control bus figure 8 : 4 - wire bus timing note 1 t he above timing is valid for active - low and high cs 1 2 4 5 1 0 8 9 1 1 3 a 6 a 5 a 4 b i t 7 r / w b i t 1 l s b l s b b i t 1 a d d r e s s r / w d a t a s o s i s k n c s 7 6 da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 25 of 219 ? 2017 dialog semiconductor table 12 : 4 - wire control bus, t j = - 40 oc to + 12 5 oc parameter symbol label in p lot min typ max unit bus line capacitiv e load 100 pf cycle time t c 1 70 ns enable lead time t css 2, from ncs active to first sk edge 20 ns enable lag time t scs 3, from last sk edge to ncs idle 20 ns clock low time t cl 4 0.4 * t c ns clock high time t ch 5 0.4 * t c ns data - in setup time t sis 6 5 ns data - in hold time t sih 7 5 ns data - out valid time t sov 8 22 ns data - out hold time t soh 9 6 ns cs inactive time t wcs 11 20 ns da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 26 of 219 ? 2017 dialog semiconductor 5.8 ldo voltage regulators 5.8.1 ldo1 table 13 : ldo1 , t j = - 40 oc to + 12 5 oc parameter symbol test conditions min typ max unit input voltage v dd v dd = v sys 2.8 5.5 v i f supplied from b uck 1.5 note 1 output voltage v ldo 0.6 note 2 1.86 v output accuracy v dd = v sys = 2.8 v to 5.5 v i out = 100 ma including static line/load regulation - 3 +3 % output capacitor esr r cout_esr f > 1 mhz i ncluding wiring parasitics 0 300 m ? output current i out_max v dd = v sys = 2.8 v to 5.5 v 100 ma short circuit current i short 200 ma maximum forced sleep mode current i sleep v dd 1.8 v 10 ma dropout voltage v dropout v dd = v sys > 2.8 v i out = 100 ma (v dd = 1.5 v, i out = i max /3) 100 150 mv static line regulation v s_line v dd = v sys = 3.0 v to 5.5 v i out = 100 ma 1 5 mv static load regulation v s_load i out = 1 ma to 100 ma 5 10 mv line transient response v tr_line v dd = v sys = 3.0 v to 3.6 v i out = 100 ma tr = tf = 10 s 5 10 mv load transient response v tr_load v dd = 3.6 v i out = 1 ma to 100 ma tr = tf = 1 s 30 50 mv psrr psrr note 3 f = 10 hz to 10 khz , rt v dd = 3.6 v, i out = i max /2 v dd C v ldo 0.6 v 40 50 db output noise n v dd = v sys = 3.6 v, v ldo = 1.8 v i out = 5 ma to i max f = 10 hz to 100 khz , rt 70 v rms quiescent current in on mode i q_on note 4 9 + 0.7 % of i out a quiescent current forced sleep mode i q_sleep 1.5 + 1.4% of i out a quiescent current off mode i q_off 1 a turn - on time t on 10 % to 90 % 300 s sleep mode 390 da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 27 of 219 ? 2017 dialog semiconductor parameter symbol test conditions min typ max unit turn off time t off 90 % to 10% p ull - down resistor enabled 1 ms pull - down resistance in off mode r off can be disabled via ldo1_pd_dis 100 ? note 1 max output current is 3 0 % when the input voltage is 1. 5 v note 2 programmable in 2 0 mv voltage steps, maximum output voltage is determined by v dd - dropout voltage note 3 measured at point of load note 4 internal regulator current flowing to ground 5.8.2 ldo2 table 14 : ldo2 , t j = - 40 oc to + 12 5 oc parameter symbol test conditions min typ max unit input voltage v dd v dd = v sys 2.8 5.5 v i f supplied from b uck 1.5 note 1 output voltage v ldo 0.6 note 2 1.86 v output accuracy v dd = v sys = 2.8 v to 5.5 v i out = 200 ma including static line/load regulation - 3 +3 % stabilisation capacitor c out i ncluding voltage and temperature coefficient at configured vldo2 - 55 % 2.2 +35 % f output capacitor esr r cout_esr f > 1 mhz including wiring parasitics 0 300 m ? output current i out_max v dd = v sys = 2.8 v to 5.5 v 200 ma short circuit current i short 400 ma maximum forced sleep mode current i sleep v dd 1.8 v 20 ma dropout voltage v dropout v dd = v sys > 2.8 v i out = 200 ma (v dd = 1.5 v, i out = i max /3) 100 150 mv static line regulation v s_line v dd = v sys = 3.0 v to 5.5 v i out = 200 ma 1 5 mv static load regulation v s_load i out = 1 ma to 200 ma 5 10 mv line transient response v tr_line v dd = v sys = 3.0 v to 3.6 v i out = 100 ma tr = tf = 10 s 5 10 mv load transient response v tr_load v dd = 3.6 v i out = 1 ma to 200 ma tr = tf = 1 s 30 50 mv psrr psrr note 3 f = 10 hz to 10 khz , rt v dd = 3.6 v, i out = i max /2 v dd C v ldo 0.6 v 40 50 db da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 28 of 219 ? 2017 dialog semiconductor parameter symbol test conditions min typ max unit output noise n v dd = v sys = 3.6 v v ldo = 1.8 v i out = 5 ma to i max f = 10 hz to 100 khz , rt 70 v rms quiescent current in on mode i q_on note 4 9 + 0.4% of i out a quiescent current forced sleep mode i q_sleep 1.5 + 0.9% of i out a quiescent current off mode i q_off 1 a turn - on time t on 10 to 90% 150 s sleep mode 195 turn off time t off 90 to 10%, pull - down resistor enabled 1 ms pull - down resistance in off mode r off can be disabled via ldo2_pd_dis 100 ? note 1 max output current is 3 0% when the input voltage is 1. 5 v note 2 programmable in 20 mv voltage steps, maximum output voltage is determined by v dd - dropout voltage note 3 measured at point of load note 4 internal regulator current flowing to ground 5.8.3 ldo3 table 15 : ldo3 , t j = - 40 oc to + 12 5 oc parameter symbol test conditions min typ max unit input voltage v dd v dd = v sys 2.8 5.5 v if supplied from b uck (1.5) note 1 output voltage v ldo 0.9 note 2 3.44 v output accuracy v dd = v sys = 2.8v to 5.5 v i out = 200 ma i ncluding static line/load regulation - 3 +3 % stabilisation capacitor c out i ncluding voltage and temperature coefficient at configured vldo3 - 55% 2.2 +35% f output capacitor esr r cout_esr f > 1 mhz including wiring parasitics 0 300 m ? output current i out_max v dd = v sys = 2.8 v to 5.5 v 200 ma short circuit current i short 400 ma maximum forced sleep mode current i sleep v dd 1.8 v 20 ma dropout voltage v dropout v dd = v sys > 2.8 v i out = 100 ma (v dd = 1.5 v, i out = i max /3) 100 150 mv da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 29 of 219 ? 2017 dialog semiconductor parameter symbol test conditions min typ max unit static line regulation v s_line v dd = v sys = 3.0 v to 5.5 v i out = 200 ma 1 5 mv static load regulation v s_load i out = 1 ma to 200 ma 5 10 mv line transient response v tr_line v dd = v sys = 3.0 v to 3.6 v i out = 100 ma tr = tf = 10 s 5 10 mv load transient response v tr_load v dd = 3.6 v i out = 1 ma to 200 ma tr = tf = 1 s 30 50 mv psrr psrr note 3 f = 10 hz to 10 khz , rt v dd = 3.6 v, i out = i max /2 v dd C v ldo 0.6 v 40 50 db output noise n v dd = v sys = 3.6 v, v ldo = 2.8 v i out = 5 ma to i max f = 10 hz to 100 khz , rt 70 v rms quiescent current in on mode i q_on note 4 9 + 0.45% of i out a quiescent current forced sleep mode i q_sleep 1.5 + 1.0% of i out a quiescent current off mode i q_off 1 a turn - on time t on 10 to 90% 300 s sleep mode 390 turn off time t off 90 % to 10 % p ull - down resistor enabled 1 ms pull - down resistance in off mode r off can be disabled via ldo3_pd_dis 100 ? bypass mode bypass on - resistance r on v dd > 2.2 v 0.5 0.7 ? v dd > 1.8 v 1.0 current limit in bypass mode i lim 300 600 ma quiescent current in bypass mode i q_bypass 50 100 a note 1 max output current is 3 0% when the input voltage is 1. 5 v note 2 programmable in 20 mv voltage steps, maximum output voltage is determined by v dd - dropout voltage note 3 measured at point of load note 4 internal regulator current flowing to ground da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 30 of 219 ? 2017 dialog semiconductor 5.8.4 ldo4 table 16 : ldo4 , t j = - 40 oc to + 12 5 oc parameter symbol test conditions min typ max unit input voltage v dd v dd = v sys 2.8 5.5 v i f supplied from b uck 1.5 note 1 output voltage v ldo 0.9 note 2 3.44 v output accuracy v dd = v sys = 2.8 v to 5.5 v i out = 200 ma including static line/load regulation - 3 +3 % stabilisation capacitor c out i ncluding voltage and temperature coefficient at configured vldo4 - 55 % 2.2 +35 % f output capacitor esr r cout_esr f > 1 mhz i ncluding wiring parasitics 0 300 m ? output current i out_max v dd = v sys = 2.8 v to 5.5 v 200 ma short circuit current i short 400 ma maximum forced sleep mode current i sleep v dd 1.8 v 30 ma dropout voltage v dropout v dd = v sys > 2.8 v i out = 200 ma (v dd = 1.5 v, i out = i max /3) 100 150 mv static line regulation v s_line v dd = v sys = 3.0 v to 5.5 v i out = 200 ma 1 5 mv static load regulation v s_load i out = 1 ma to 200 ma 5 10 mv line transient response v tr_line v dd = v sys = 3.0v to 3.6 v i out = 100 ma tr = tf = 10 s 5 10 mv load transient response v tr_load v dd = 3.6 v i out = 1 ma to 200 ma tr = tf = 1 s 30 50 mv psrr psrr note 3 f = 10 hz to 10 khz , rt v dd = 3.6 v, i out = i max /2 v dd C v ldo 0.6 v 40 50 db output noise n v dd = v sys = 3.6 v, v ldo = 2.8 v i out = 5 ma to i max f = 10 hz to 100 khz , rt 70 v rms quiescent current in on mode i q_on note 4 9 + 0.4% of i out a quiescent current forced sleep mode i q_sleep 1.5 + 1.0% of i out a quiescent current off mode i q_off 1 a da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 31 of 219 ? 2017 dialog semiconductor parameter symbol test conditions min typ max unit turn - on time t on 10 % to 90% 300 s sleep mode 390 turn off time t off 90 % to 10% p ull - down resistor enabled 1 ms pull - down resistance in off mode r off can be disabled via ldo4_pd_dis 100 ? bypass mode bypass on - resistance r on v dd > 2.2 v 0.5 0.7 ? v dd > 1.8 v 1.0 current limit in bypass mode i lim 200 400 ma quiescent current in bypass mode i q_bypass 50 100 a note 1 max output current is 3 0% when the input voltage is 1. 5 v note 2 programmable in 20 mv voltage steps, maximum output voltage is determined by v dd - dropout voltage note 3 measured at point of load note 4 internal regulator current flowing to ground 5.8.5 ldo5 table 17 : ldo5 , t j = - 40 oc to + 12 5 oc parameter symbol test conditions min typ max unit input voltage v dd v dd = v sys 2.8 5.5 v if supplied from b uck 1.5 note 1 output voltage v ldo 0.9 note 2 3.6 v output accuracy v dd = v sys = 2.8 v to 5.5 v i out = 100 ma including static line/load regulation - 3 +3 % stabilisation capacitor c out i ncluding voltage and temperature coefficient at configured vldo5 - 55 % 1.0 +35 % f output capacitor esr r cout_esr f > 1 mhz i ncluding wiring parasitics 0 300 m ? output current i out_max v dd = v sys = 2.8 v to 5.5 v 100 ma short circuit current i short 200 ma maximum forced sleep mode current i sleep v dd 1.8 v 20 ma dropout voltage v dropout v dd = v sys > 2.8 v i out = 100 ma (v dd = 1.5 v, i out = i max /3) 100 150 mv da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 32 of 219 ? 2017 dialog semiconductor parameter symbol test conditions min typ max unit static line regulation v s_line v dd = v sys = 3.0 v to 5.5 v i out = 100 ma 1 5 mv static load regulation v s_load i out = 1 ma to 100 ma 5 10 mv line transient response v tr_line v dd = v sys = 3.0 v to 3.6 v i out = 100 ma tr = tf = 10 s 5 10 mv load transient response v tr_load v dd = 3.6 v i out = 1 ma to 100 ma tr = tf = 1 s 30 50 mv psrr psrr note 3 f = 10 hz to 10 khz , rt v dd = 3.6 v, i out = i max /2 v dd C v ldo 0.6 v 40 50 db output noise n v dd = v sys = 3.6 v, v ldo = 2.8 v i out = 5 ma to i max f = 10 hz to 100 khz , rt 70 v rms quiescent current in on mode i q_on note 4 9 + 0.9 % of i out a quiescent current forced sleep mode i q_sleep 1.5 + 1.6 % of i out a quiescent current off mode i q_off 1 a turn - on time t on 10 % to 90 % 350 s sleep mode 45 0 turn off time t off 90 % to 10 % p ull - down resistor enabled 1 ms pull - down resistance in off mode r off can be disabled via ldo5_pd_dis 100 ? note 1 max output current is 3 0% when the input voltage is 1. 5 v note 2 programmable in 5 0 mv voltage steps, maximum output voltage is determined by v dd - dropout voltage note 3 measured at point of load note 4 internal regulator current flowing to ground da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 33 of 219 ? 2017 dialog semiconductor 5.8.6 ldo6 table 18 : ldo6 , t j = - 40 oc to + 12 5 oc parameter symbol test conditions min typ max unit input voltage v dd v dd = v sys 2.8 5.5 v i f supplied from b uck 1.5 note 1 output voltage v ldo 0.9 note 2 3.6 v output accuracy v dd = v sys = 2.8 v o 5.5 v i out = 200 ma including static line/load regulation - 3 +3 % stabilisation capacitor c out i ncluding voltage and temperature coefficient at configured vldo6 - 55% 2.2 +35% f output capacitor esr r cout_esr f > 1 mhz i ncluding wiring parasitics 0 300 m ? output current i out_max v dd = v sys = 2.8 v to 5.5 v 200 ma short circuit current i short 400 ma maximum forced sleep mode current i sleep v dd 1.8 v 30 ma dropout voltage v dropout v dd = v sys > 2.8 v i out = 200 ma (v dd = 1.5 v, i out = i max /3) 100 150 mv static line regulation v s_line v dd = v sys = 3.0 v to 5.5 v i out = 200 ma 1 5 mv static load regulation v s_load i out = 1 ma to 200 ma 5 10 mv line transient response v tr_line v dd = v sys = 3.0 v to 3.6 v i out = 100 ma tr = tf = 10 s 5 10 mv load transient response v tr_load v dd = 3.6 v i out = 1 ma to 200 ma tr = tf = 1 s 30 50 mv psrr psrr note 3 v dd = 3.6 v, i out = i max /2 v dd C v ldo 0.6 v f = 10 hz to 1 khz , rt 70 80 db f = 1 khz to 10 khz 60 70 f = 10 khz to 100 khz 40 50 f = 100 khz to 10 mhz 30 40 output noise n v dd = v sys = 3.6 v, v ldo = 2.8 v i out = 5 ma to i max f = 10 hz to 100 khz , rt 35 v rms quiescent current in on mode i q_on note 4 9+0.45% of i out a da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 34 of 219 ? 2017 dialog semiconductor parameter symbol test conditions min typ max unit quiescent current forced sleep mode i q_sleep 2+1.0% of i out a quiescent current off mode i q_off 1 a turn - on time t on 10 % to 90 % 200 s sleep mode 260 turn off time t off 90 % to 10 % p ull - down resistor enabled 1 ms pull - down resistance in off mode r off can be disabled via ldo6_pd_dis 100 ? note 1 max output current is 3 0% when the input voltage is 1. 5 v note 2 programmable in 5 0 mv voltage steps, maximum output voltage is determined by vdd - dropout voltage note 3 measured at point of load note 4 internal regulator current flowing to ground 5.8.7 ldo7 table 19 : ldo7 , t j = - 40 oc to 12 5 oc parameter symbol test conditions min typ max unit input voltage v dd v dd = v sys 2.8 5.5 v i f supplied from b uck 1.5 note 1 output voltage v ldo 0.9 note 2 3.6 v output accuracy v dd = v sys = 2.8 v to 5.5 v i out = 200 ma including static line/load regulation - 3 +3 % stabilisation capacitor c out i ncluding voltage and temperature coefficient at configured vldo7 - 55 % 2.2 +35 % f esr of capacitor f > 1 mhz i ncluding track impedance 0 300 m ? maximum output current i out_max v dd = v sys = 2.8 v to 5. 5 v 200 ma short circuit current i short 400 ma maximum forced sleep mode current i sleep v dd 1.8 v 30 ma dropout voltage v dropout v dd = v sys > 2.8 v i out = 200 ma (v dd = 1.5 v, i out = i max /3) 100 150 mv static line regulation v s_line v dd = v sys = 3.0v to 5.5 v i out = 200 ma 1 5 mv static load regulation v s_load i out = 1 ma to 200 ma 5 10 mv da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 35 of 219 ? 2017 dialog semiconductor parameter symbol test conditions min typ max unit line transient response v tr_line v dd = v sys = 3.0 v to 3.6 v i out = 100 ma tr = tf = 10 s 5 10 mv load transient response v tr_load v dd = 3.6 v i out = 1 ma to 200 ma tr = tf = 1 s 30 50 mv psrr psrr note 3 f = 10 hz to 10 khz , rt v dd = 3.6 v, i out = i max /2 v dd C v ldo 0.6 v 40 50 db output noise n v dd = v sys = 3.6 v, v ldo = 2.8 v i out = 5 ma to i max f = 10 hz to 100 khz , rt 70 v rms quiescent current in on mode i q_on note 4 9+0.4% of i out a quiescent current forced sleep mode i q _ s leep 1.5+1.0% of i out a quiescent current off mode i q _ o ff 1 a turn - on time t on 10 % to 90 % 300 s sleep mode 390 turn off time t off 90 % to 10 % p ull - down resistor enabled 1 ms pull - down resistance in off mode r off can be disabled via ldo7_pd_dis 100 ? bypass mode bypass on - resistance r on v dd > 2.2 v 0.5 0.7 ? v dd > 1.8 v 1.0 current limit in bypass mode i lim 300 600 ma quiescent current iq bypass 50 100 a note 1 max output current is 3 0% when the input voltage is 1. 5 v note 2 programmable in 5 0 mv voltage steps, maximum output voltage is determined by v dd - dropout voltage note 3 measured at point of load note 4 internal regulator current flowing to ground da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 36 of 219 ? 2017 dialog semiconductor 5.8.8 ldo8 table 20 : ldo8 , t j = - 40 oc to + 12 5 oc parameter symbol test conditions min typ max unit input voltage v dd v dd = v sys 2.8 5.5 v i f supplied from b uck 1.5 note 1 output voltage v ldo 0.9 note 2 3.6 v output accuracy v dd = v sys = 2.8 v to 5.5 v i out = 200 ma including static line/load regulation - 3 +3 % stabilisation capacitor c out i ncluding voltage and temperature coefficient at configured vldo8 - 55 % 2.2 +35 % f esr of capacitor f > 1 mhz i ncluding track impedance 0 300 m ? maximum output current i out_max v dd = v sys = 2.8 v to 5.5 v 200 ma short circuit current i short 400 ma maximum forced sleep mode current i sleep v dd 1.8 v 30 ma dropout voltage v dropout v dd = v sys > 2.8 v i out = 200 ma (v dd = 1.5 v, i out = i max /3) 100 150 mv static line regulation v s_line v dd = v sys = 3.0 v to 5.5 v i out = 200 ma 1 5 mv static load regulation v s_load i out = 1 ma to 200 ma 5 10 mv line transient response v tr_line v dd = v sys = 3.0 v to 3.6 v i out = 100 ma tr = tf = 10 s 5 10 mv load transient response v tr_load v dd = 3.6 v i out = 1 ma to 200 ma tr = tf = 1 s 30 50 mv psrr psrr note 3 f = 10 hz to 10 khz , rt v dd = 3.6 v, i out = i max /2 v dd C v ldo 0.6 v 40 50 db output noise n v dd = v sys = 3.6 v, v ldo = 2.8 v i out = 5 ma to i max f = 10 hz to 100 khz , rt 70 v rms quiescent current in on mode i q_on note 4 9 + 0.4 % of i out a quiescent current forced sleep mode i q _ sleep 1.5 + 1.0 % of i out a da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 37 of 219 ? 2017 dialog semiconductor parameter symbol test conditions min typ max unit quiescent current off mode i q _ off 1 a turn - on time t on 10 % to 90 % 300 s sleep mode 390 turn off time t off 90 % to 10 % p ull - down resistor enabled 1 ms pull - down resistance in off mode r off can be disabled via ldo8_pd_dis 100 ? vibration motor driver mode output voltage (average) vib_set 6 - bit resolution 0 3 v maximum output current i max 300 ma short circuit current i short 400 ma load resistance r load 8 10 10000 ? load impedance r load 200 h pull - up resistor r on 0.5 ? pull - down resistor r off 5 ? bypass mode bypass on - resistance r on v dd > 2.2 v 0.5 0.7 v dd > 1.8 v 1.0 ? current limit in bypass mode i lim 300 600 ma quiescent current in bypass mode iq bypass 50 100 a note 1 max output current is 3 0% when the input voltage is 1. 5 v note 2 programmable in 5 0 mv voltage steps, maximum output voltage is determined by v dd - dropout voltage note 3 measured at point of load note 4 internal regulator current flowing to ground da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 38 of 219 ? 2017 dialog semiconductor 5.8.9 ldo9 table 21 : ldo9 , t j = - 40 oc to + 12 5 oc parameter symbol test c onditions min typ max unit input voltage v dd v dd = v sys 2.8 5.5 v i f supplied from b uck 1.5 note 1 output voltage v ldo 0.95 note 2 3.6 v output accuracy v dd = v sys = 2.8 v to 5.5 v i out = 200 ma including static line/load regulation note 3 - 3 +3 % stabilisation capacitor c out i ncluding voltage and temperature coefficient at configured vldo9 - 55 % 2.2 +35 % f esr of capacitor f > 1 mhz 0 300 m ? maximum output current i out_max v dd = v sys = 2.8 v to 5.5 v 200 ma short circuit current i short 400 ma maximum forced sleep mode current i sleep v dd 1.8 v 30 ma dropout voltage v dropout v dd = v sys > 2.8 v i out = 200 ma (v dd = 1.5 v, i out = i max /3) 100 150 mv static line regulation v s_line v dd = v sys = 3.0 v to 5.5 v i out = 200 ma 1 5 mv static load regulation v s_load i out = 1 ma to 200 ma 5 10 mv line transient response v tr_line v dd = v sys = 3.0 v to 3.6 v i out = 100 ma tr = tf = 10 s 5 10 mv load transient response v tr_load v dd = 3.6 v i out = 1 ma to 200 ma tr = tf = 1 s 30 50 mv psrr psrr note 4 f = 10 hz to 10 khz , rt v dd = 3.6 v, i out = i max /2 v dd C v ldo 0.6 v 40 50 db output noise n v dd = v sys = 3.6 v, v ldo = 2.8 v i out = 5 ma to i max f = 10 hz to 100 khz , rt 35 v rms quiescent current in on mode i q_on note 5 9+0.4% of i out a quiescent current forced sleep mode i q _ sleep 2+1.0% of i out a quiescent current off mode i q _ off 1 a da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 39 of 219 ? 2017 dialog semiconductor parameter symbol test c onditions min typ max unit turn - on time t on 10 % to 90 % 200 s sleep mode 260 turn off time t off 90 % to 10 % p ull - down resistor enabled 1 ms pull - down resistance in off mode r off can be disabled via ldo9_pd_dis 100 ? note 1 max output current is 3 0 % when the input voltage is 1. 5 v note 2 programmable in 5 0 mv voltage steps, maximum output voltage is determined by vdd - dropout voltage note 3 at trimmed output voltage note 4 measured at point of load note 5 internal regulator current flowing to ground 5.8.10 ldo10 table 22 : ldo10 , t j = - 40 oc to 12 5 oc parameter symbol test c onditions min typ max unit input voltage v dd v dd = v sys 2.8 5.5 v i f supplied from b uck 1.5 note 1 output voltage v ldo 0.9 note 2 3.6 v output accuracy v dd = v sys = 2.8 to 5.5 v i out = 300 ma including static line/load regulation - 3 +3 % stabilisation capacitor c out including voltage and temperature coefficient configured vldo10 - 55% 2.2 +35% f output capacitor esr r cout_esr f > 1 mhz i ncluding wiring parasitics 0 300 m ? output current i out_max v dd = v sys = 2.8 v to 5.5 v 300 ma short circuit current i short 600 ma maximum sleep mode current i sleep v dd 1.8 v 30 ma dropout voltage v dropout v dd = v sys > 2.8 v i out = 300 ma (v dd = 1.5 v, i out = i max /3) 100 150 mv static line regulation v s_line v dd = v sys = 3.0 v to 5.5 v i out = 300 ma 2 10 mv static load regulation v s_load i out = 1 ma to 300 ma 5 20 mv line transient response v tr_line v dd = v sys = 3.0 v to 3.6 v i out = 300 ma tr = tf = 10 s 5 10 mv da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 40 of 219 ? 2017 dialog semiconductor parameter symbol test c onditions min typ max unit load transient response v tr_load v dd = 3.6 v i out = 1 ma to 300 ma tr = tf = 1 s 30 50 mv psrr psrr note 3 v dd = 3.6 v i out = i max /2 v dd C v ldo 0.6 v f = 10 hz to 1 khz , rt 70 80 db f = 1 khz to 10 khz 60 70 f = 10 khz to 100 khz 40 50 f = 100 khz to 10 mhz 30 40 output noise n v dd = v sys = 3.6 v, v ldo = 2.8 v i out = 5 ma to i max f = 10 hz to 100 khz , rt 35 v rms quiescent current in on mode i q_on note 4 9 + 0.34 % of i out a quiescent current forced sleep mode i q_sleep 2 + 0.7 % of i out a quiescent current off mode i q_off 1 a turn - on time t on 10 % to 90 % 200 s sleep mode 300 turn off time t off 90 % to 10 % p ull - down resistor enabled 1 ms pull - down resistance in off mode r off can be disabled via ldo10_pd_dis 100 ? note 1 max output current is 3 0 % when the input voltage is 1. 5 v note 2 programmable in 5 0 mv voltage steps, maximum output voltage is determined by v dd - dropout voltage note 3 measured at point of load note 4 internal regulator current flowing to ground da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 41 of 219 ? 2017 dialog semiconductor 5.8.11 ldo11 table 23 : ldo11 , t j = - 40 oc to + 12 5 oc parameter symbol test conditions min typ max unit input voltage v dd v dd = v sys 2.8 5.5 v if supplied from b uck 1.5 note 1 output voltage v ldo 0.9 note 2 3.6 v output accuracy v dd = v sys = 2.8v to 5.5 v i out = 200 ma including static line/load regulation - 3 +3 % stabilisation capacitor c out including voltage and temperature coefficient at configured vldo11 - 55 % 2.2 +35 % f esr of capacitor f > 1 mhz i ncluding track impedance 0 300 m ? maximum output current i out_max v dd = v sys = 2.8 v to 5.5 v 300 ma short circuit current i short 600 ma maximum sleep mode current i sleep v dd 1.8 v 30 ma dropout voltage v dropout v dd = v sys > 2.8 v i out = 300 ma (v dd = 1.5 v, i out = i max /3) 100 150 mv static line regulation v s_line v dd = v sys = 2.8 v to 5.5 v v ldo = 1.86 v i out = 300 ma 2 15 mv static load regulation v s_load i out = 1 ma to 300 ma 5 20 mv line transient response v tr_line v dd = v sys = 2.8 v to 5.5 v v ldo = 1.86 v i out = 300 ma tr = tf = 10 s 5 10 mv load transient response v tr_load v dd = 3.6 v i out = 1 ma to 300 ma tr = tf = 1 s 30 50 mv psrr psrr note 3 f = 10 hz to 10 khz , rt v dd = 3.6 v, i out = i max /2 v dd C v ldo 0.6 v 40 50 db output noise n v dd = v sys = 3.6 v, v ldo = 2.8 v i out = 5 ma to i max f = 10 hz to 100 khz , rt 70 v rms quiescent current in on mode i q_on note 4 9 + 0.45 % of i out a quiescent current forced sleep mode i q _ sleep 2 + 0.7 % of i out a da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 42 of 219 ? 2017 dialog semiconductor parameter symbol test conditions min typ max unit quiescent current off mode i q _ off 1 a turn - on time t on 10 % to 90 % 200 s sleep mode 26 0 turn off time t off 90 % to 10 % p ull - down resistor enabled 1 ms pull - down resistance in off mode r off can be disabled via ldo11_pd_dis 100 ? bypass mode bypass on - resistance r on v dd > 2.2 v 0.3 0.7 ? v dd > 1.8 v 1.0 current limit in bypass mode i lim 300 600 ma quiescent current in bypass mode iq bypass 50 100 a note 1 max output current is 3 0% when the input voltage is 1. 5 v note 2 programmable in 5 0 mv voltage steps, maximum output voltage is determined by vdd - dropout voltage note 3 measured at point of load note 4 internal regulator current flowing to ground 5.8.12 ldocore table 24 : ldocore , t j = - 40 oc to 12 5 oc parameter symbol test conditions min typ max unit output voltage v ddcore note 1 2.45 2.5 2.55 v reset mode 2.2 v stabilisation capacitor c out including voltage and temperature coefficient - 55 % 2.2 +35 % f output capacitor esr r cout_esr f > 1 mhz i ncluding wiring parasitics 0 300 m? dropout voltage v dropout note 2 50 100 mv note 1 setting vdd_fault_lower 2.65 v avoids ldocore dropout , see section 5.15 . note 2 the ldocore supply, v sys or chg_wake , must be maintained above v ddcore + v dropout note ldocore is only used to supply internal circuits. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 43 of 219 ? 2017 dialog semiconductor 5.9 dc / dc buck converters 5.9.1 buckcore1 and buckcore2 table 25 : buckcore1 , t j = - 40 oc to + 125 oc parameter symbol test conditions min typ max unit input voltage v dd v dd = v sys 2.8 5.5 v output capacitor c out including voltage and temperature coefficient f h alf - current mode - 50 % 2 x 22 +30 % f ull - current mode 2 x 47 output capacitor esr i ncluding wiring parasitics f > 100 khz m? half - current mode c out = 2 * 22 f 15 50 full - current mode c out = 2 * 47 f 7.5 25 inductor value l buck including current and temperature dependence 0.7 1.0 1.3 h inductor resistance l esr 55 100 m? pwm mode output voltage v buck pro grammable in 10 mv steps note 1 0.3 1.5 7 v output voltage accuracy ex cl uding static line/load regulation and voltage ripple t a = 25 c v dd = 4.2 v v buck = 1.03 v - 1 +1 % ex cl uding static line/load regulation and voltage ripple t a = - 40 c to +85 c v dd = 4.2 v v buck = 1.03 v - 1.5 +1.5 incl uding static line/load regulation and voltage ripple i out = i max v buck = 1.03 v l buck , l esr = typ - 2 + 2 incl uding static line/load regulation and voltage ripple i out = i max note 2 - 3 +3 da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 44 of 219 ? 2017 dialog semiconductor parameter symbol test conditions min typ max unit load regulation transient v tr _ ld v dd = 3.6 v v buck = 1.2 v i out = 200 ma / 0.8 * i max di/dt = 3 a/s l buck = 1.0 h note 3 - 4 +4 % line regulation transient v tr _ line v dd = 3.0 v to 3.6 v i out = 500 ma tr = tf = 10 s 0.2 3 mv parasitic track resistance from output capacitor to sense connection at point - of - load 10 m? parasitic track inductance from output capacitor to sense connection at point - of - load 5 nh feedback comparator input impedance r fb 500 k? output current i max half - current mode 1250 ma full - current mode 2500 current limit (programmable) i lim note 4 bcore1_ilim=0000 - 20 % 500 +20 % ma bcore1_ilim=1111 - 20 % 2000 +20 % ma quiescent current in off mode i q _ off 1 a quiescent current in pwm mode i q _ on half - current mode i out = 0 ma 9.0 ma full - current mode 11.0 switching frequency note 5 f osc_frq = 0000 2.85 3 3.15 mhz switching duty cycle d 10.5 8 4 % turn on time t on v buck = 1.15 v buck_slowstart = disabled slew_rate = 10 mv/1 s buck da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 45 of 219 ? 2017 dialog semiconductor parameter symbol test conditions min typ max unit nmos on resistance r nmos half - current mode i ncluding pin and routing v sys = 3.6 v 60 m full - current mode i ncluding pin and routing v sys = 3.6 v 30 efficiency note 6 v dd = 3.6 v v buck = 1.2 v i out = 0.1 to 0.7 * i max 84 % pfm mode output voltage v buck programmable in 10 mv steps 0.3 1.5 7 v typical automatic mode switching current i auto_thr 260 ma output current i out_pfm 300 ma c urrent limit i lim _pfm 600 ma quiescent current i q _ pfm i out = 0 a forced pfm mode 27 32 auto mode 35 42 frequency of operation 0 3 mhz efficiency note 6 v dd = 3.6 v v buck = 1.2 v i out = 10 ma 86 % note 1 if buck da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 46 of 219 ? 2017 dialog semiconductor 5.9.2 buckpro table 26 : buckpro , t j = - 40 oc to + 12 5 oc parameter symbol test conditions min typ max unit input voltage v dd v dd = v sys 2.8 5.5 v output capacitor c out including voltage and temperature coefficient f half - current mode - 50 % 2 * 22 +30 % full - current mode 2 * 47 output capacitor esr including wiring parasitics f > 100 khz m? half - current mode c out = 2 * 22 f 15 50 full - current mode c out = 2 * 47 f 7.5 25 inductor value l buck including current and temperature dependence 0.7 1.0 1.3 h inductor resistance l esr 55 100 m? pwm mode output voltage v buck programmable in 10 mv steps note 1 0.53 1.8 v output voltage accuracy incl uding static line/load regulation and voltage ripple i out = i max note 2 - 3 +3 % ex cl uding static line/load regulation and voltage ripple t a = 25 c v buck > 1 v v dd = 5 v - 1 +1 t ransient l oad regulation v tr _ ld v dd = 3.6 v v buck = 1.2 v i out = 200 ma / 0.8 * i max di/dt = 3 a/s l buck = 1.0 h note 3 20 50 mv t ransient l ine regulation v tr _ line v dd = 3.0 v to 3.6 v i out = 500 ma tr = tf = 10 s 0.2 3 mv output current i max half - current mode 1250 ma full - current mode 2500 current limit (programmable) i lim bpro_ilim=0000 - 20 % 500 +20 % ma bpro_ilim=1111 - 20 % 2000 +20 % ma da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 47 of 219 ? 2017 dialog semiconductor parameter symbol test conditions min typ max unit quiescent current in off mode i q _ off 1 a quiescent current in pwm mode i q _ on half - current mode 9.0 ma full - current mode 11.0 switching frequency note 4 f osc_frq = 0000 2.85 3 3.15 mhz switching duty cycle d 10.6 84 % output pull - down resistor r pd @ v out = 0.5 v c an be disabled via bpro_pd_dis 80 200 ? pmos on resistance r pmos including pin and routing v sys = 3.6 v 150 m ? nmos on resistance r nmos including pin and routing v sys = 3.6 v 60 m ? efficiency note 5 v dd = 3.6 v v buck = 1.2 v i out = 0.1 ma to 0.7 * i max 84 % pfm mode output voltage v buck programmable in 10 mv steps 0.53 1.8 v typical automatic mode switching current i auto_thr 260 ma output current i out_pfm 300 ma current limit i lim 600 ma quiescent current i q _ pfm i out = 0 ma a forced pfm mode 22 25 auto mode 30 35 frequency of operation f 0 3 mhz efficiency note 5 v dd = 3.6 v v buck = 1.2 v i out = 10 ma 86 % vtt mode input voltage v dd v dd = v sys 2.8 5.5 v output capacitor c out including voltage and temperature coefficient - 50 % 2 * 47 +30 % f output capacitor esr r cout_ esr esr of c out @ f > 100 khz + track impedance 7.5 25 m ? inductor value l buck including current and temperature dependence 0.7 1.0 1.3 h inductor resistance l esr 55 100 m? output voltage v buck v buck = v ddq /2 0.675 1.3 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 48 of 219 ? 2017 dialog semiconductor parameter symbol test conditions min typ max unit output voltage accuracy v b uck _acc r elat ive to vttr including static line and load regulation - 3 4 % output voltage ripple v bpro_rp l i out = 1 a c esr 10 30 mv transient load regulation v tr _ ld half - current mode v dd = 3.6 v v buck = 0.7 v i out = 10 ma to 1 a i out = - 750 ma to - 10 ma l buck = 0.24 h di/dt = 3 a/s 20 40 mv full - current mode v dd = 3.6 v v buck = 0.75 v i out = 10 ma to 1.4 a i out = - 10 ma to - 1.4 a l buck = 0.24 h di/dt = 3 a/s 20 40 full - current mode v dd = 3.6 v v b uck = 0.7 v i out = 10 ma to 1.1 a i out = - 10 ma to - 1.1 a l buck = 0.24 h di/dt = 3 a/s 20 40 full - current mode v dd = 3.6 v v b uck = 0.675 v i out = 10 ma to 900 ma i out = - 10 ma to - 900 ma l buck = 0.24 h d i/dt = 3 a/s 20 40 maximum output current i max half - current mode v b uck = 0.7 v - 550 1250 ma full - current mode v b uck = 0.75 - 1400 2500 ma full - current mode v b uck = 0.7 v - 1100 2500 full - current mode v b uck = 0.675 v - 900 2500 turn - on time t on v buck = 0.75 v buck_slowstart = disabled slew_rate = 10 mv/1 s buck4_ilim = 1500 ma 0.33 1.2 ms da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 49 of 219 ? 2017 dialog semiconductor parameter symbol test conditions min typ max unit vttr buffer feedback voltage vddq v dd = v sys 1.35 2.6 v o utput voltage v v ttr i out = 0 ma to i vttr 0.675 vddq/2 1.3 v voltage accuracy v vttr _ acc v vttr _ acc related to vddq input voltage - 1 vddq/2 +1 % o utput capacitor c out including voltage and temperature coefficient - 50 % 0.1 +30 % f s ink/ s ource c urrent i out - 10 10 ma note 1 if buck da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 50 of 219 ? 2017 dialog semiconductor 5.9.3 buckmem table 27 : buckmem , t j = - 40 oc to + 12 5 oc parameter symbol test conditions min typ max unit input voltage v dd v dd = v sys 2.8 5.5 v output capacitor c out including voltage and temperature coefficient - 50 % 2 * 22 +30 % f merged mode 2 * 47 output capacitor esr i ncluding wiring parasitics f > 100 khz c out = 2 * 22 f 15 50 m? c out = 2 * 47 f 7.5 25 inductor value l buck including current and temperature dependence 0.7 1.0 1.3 h inductor resistance l esr 55 100 m? output voltage v buck pro grammable in 20 mv steps 0.8 3.34 v output voltage accuracy incl uding static line/load regulation and voltage ripple i out = i max note 1 - 3 +3 % ex cl uding static line/load regulation and voltage ripple t a = 25 c v dd = 5 v v buck > 1 v - 2 + 2 t ransient l oad regulation v tr _ ld v dd = 3.6 v v buck = 1.2 v i out = 200 ma / 0.8 * i max di/dt = 3 a/s note 2 - 4 +4 % t ransient l ine regulation v tr _ line v dd = 3.0 v to 3.6 v i out = 500 ma tr = tf = 10 s 0.2 3 mv output current i max 1500 ma current limit (programmable) i lim note 3 bmem_ilim = 0000 - 20 % 1500 +20 % ma bmem_ilim = 1111 - 20 % 3000 +20 % ma quiescent current in off mode i q _ off 1 a quiescent current in pwm mode i q_on i out = 0 ma 9 ma switching frequency note 4 f osc_frq = 0000 2.85 3 3.15 mhz switching duty cycle d 14.5 100 % output pull - down resistor v buck = 0.5 v 80 200 ? da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 51 of 219 ? 2017 dialog semiconductor parameter symbol test conditions min typ max unit d isabled via bmem_pd_dis efficiency note 5 v dd = 3.6 v v buck = 1.2 v i out = 0.1 ma to 0.7 * i max 83 % pfm mode output voltage v buck programmable in 2 0 mv steps 0. 8 3.34 v typical automatic mode switching current 260 ma output current i max 300 ma current limit i lim 600 ma quiescent current i q _ pfm i out = 0 ma forced pfm mode 22 25 a auto mode 30 35 frequency of operation f 0 3 mhz efficiency note 5 v dd = 3.6 v v buck = 1.2 v i out = 10 ma 86 % note 1 minimum tolerance 35 mv note 2 measured at c out , depends on parasitics of pcb and external components when remote sensing note 3 the current limits are automatically doubled when buckmem is merged with buckio note 4 generated from internal 6 mhz oscillator and can be adjusted by 10 % via control osc_frq note 5 depends on external components and pcb routing da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 52 of 219 ? 2017 dialog semiconductor 5.9.4 buckio table 28 : buckio , t j = - 40 oc to + 12 5 oc parameter symbol test conditions min typ max unit input voltage v dd v dd = v sys 2.8 5.5 v output capacitor c out including voltage and temperature coefficient - 50% 2x22 +30% f output capacitor esr f > 100 khz a ll caps + track impedance 15 50 m? inductor value l buck including current and temperature dependence 0.7 1.0 1.3 h inductor resistance l esr 55 100 m? pwm mode output voltage v buck pro grammable in 20 mv steps note 1 0.8 3.34 note 2 v output voltage accuracy incl uding static line/load regulation and voltage ripple @ i out = i max - 3 note 3 +3 % t a = 25 c i out = 0 v out > 1 v v dd = 5 v - 2 + 2 load regulation transient v tr _ ld i out = 200 ma/0. 8 * i max di/dt = 3 a/s - 4 note 4 +4 % line regulation transient v tr _ line v dd = 3.0 v to 3.6 v i out = 500 ma tr = tf = 10 s 0.2 3 mv output current i max 1500 ma current limit (programmable) i lim bio_ilim=0000 - 20 % 1500 20 % ma bio_ilim=1111 - 20 % 3000 20 % ma quiescent current in off mode i q _ off 1 a quiescent current in pwm mode i q_on 9 ma switching frequency f 2.85 3 3.15 mhz switching duty cycle d 14.5 100 % output pull - down resistor v out = 0.5 v c an be disabled via bio_pd_dis 80 200 ? efficiency note 5 v dd = 3.6 v v buck = 1.8 v i out = 0.1 to 0.7 * i max 87 % da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 53 of 219 ? 2017 dialog semiconductor parameter symbol test conditions min typ max unit pfm mode typical automatic mode switching current 260 ma output current i max 300 ma current limit i lim 600 ma quiescent current in pfm mode i q _ pfm i out = 0 22 25 note 6 a frequency of operation 0 3 mhz efficiency note 5 v dd = 3.6 v v buck = 1.8 v i out = 10 ma 90 % note 1 if buck da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 54 of 219 ? 2017 dialog semiconductor parameter symbol test conditions min typ max unit load regulation transient v tr _ ld i out = 200 ma/0. 8 * i max di/dt = 3 a/s - 4 note 4 +4 % line regulation transient v tr _ line v dd = 3.0 v to 3.6 v i out = 500 ma tr = tf = 10 s 0.2 3 mv output current i max 1500 ma current limit (programmable) i lim bperi_ilim = 0000 - 20% 1500 +20% ma bperi_ilim = 1111 - 20% 3000 +20% ma quiescent current in off mode i q _ off 1 a quiescent current in pwm mode i q_on 9 ma switching frequency f 2.85 3 3.15 mhz switching duty cycle d 14.5 100 % output pull - down resistor v out = 0.5 v c an be disabled via bperi_pd_dis 8 0 200 ? efficiency note 5 v dd = 3.6 v v buck = 2.86 v i out = 0.1 to 0.7 * i max 91 % pfm mode typical automatic mode switching current 260 ma output current i max 300 ma current limit i lim 600 ma quiescent current in pfm mode i q _ pfm i out = 0 22 25 note 6 a frequency of operation 0 3 mhz efficiency note 5 v dd = 3.6 v v buck = 2.86 v i out = 10 ma 93 % note 1 if buck da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 55 of 219 ? 2017 dialog semiconductor 5.9.6 typical characteristics figure 9 : buck core1 efficiency in auto mode , v out = 1. 2 v figure 10 : b uckcore 2 efficiency in auto mode, v out = 1. 2 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 56 of 219 ? 2017 dialog semiconductor figure 11 : b uck pr o efficiency in auto mode, v out = 1. 2 v figure 12 : buckmem efficiency in auto mode, v out = 1. 2 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 57 of 219 ? 2017 dialog semiconductor figure 13 : buckio efficiency in auto mode, v out = 1.8 v figure 14 : buckperi efficiency in auto mode, v out = 2 .8 6 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 58 of 219 ? 2017 dialog semiconductor 5.10 buck rail switches table 30 : buck rail switches, t j = - 40 oc to + 12 5 oc parameter symbol test conditions min typ max unit input voltage v dd v dd = vddcore 2.45 2.5 2.55 v output capacitor c out including voltage and temperature coefficient - 30% 47 nf output voltage v_cp i out = 10 a 4.5 4.6 v charge pump turn on time t on 20 to 80% of v_cp 0.6 ms nmos input voltage v buck 2.8 v gate driver source current vgate = 4.4 v 5 a gate driver sink current vgate = 0.5 v 180 a voltage slew rate 1 1 note 1 50 mv/us output pull - down resistor @ v out = 0.1 v 370 ? note 1 otp programmable via switch_sr (register switch_cont) . 5.11 backup battery charger table 31 : backup battery charger, t j = - 40 oc to + 12 5 oc parameter symbol test conditions min typ max unit backup battery charging current bchg_iset v sys = 3.6 v, vbbat = 2.5 v 100 note 1 6000 a charger termination voltage bchg_vset v sys = 3.6 v 1.1 note 2 3.1 v backup battery short circuit current vbbat = 0 v 6.8 ma stabili z ation capacitor c out - 55% 470 +35% nf esr of capacitor f > 1 mhz 100 m ? dropout voltage v dropout i out = 5 ma 150 200 mv quiescent current iq i out > 50 a 5.25+1.75% of i out a i out < 50 a 5.25+1.5% of i out a note 1 programmable in 100 a increments from 100 a to 1000 a and 1 ma increments from 1 ma to 6 ma note 2 programmable in steps of 100 mv /200 mv da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 59 of 219 ? 2017 dialog semiconductor 5.12 general purpose adc table 32 : general purpose adc , t j = - 40 oc to + 12 5 oc parameter symbol test conditions min typ max unit adc reference voltage v dd v dd = vddcore 2.45 2.5 2.55 v off current 1 a adc resolution 10 bit adc integral non linearity 2 lsb adc differential non linearity 0.8 lsb adc absolute accuracy 13 15 mv maximum source impedance r src note 1 120 k? input c apacitance c in total input capacitance 10.5 pf v sys voltage range channel 0 v sys minus vddcore vsys = 3.125*(adc/255)+2.5 (auto) vsys = 3.125*(adc/1023)+2.5 (man) 2.5 5.5 v adcin1 to 3 voltage range channel 1 to 3 vin= (adc*2.5)/255 (auto) vin= (adc*2.5)/1023 (man) 0 2.5 v internal temp erature sensor voltage range channel 4 t j = - 0.398 * adc +330 0 0.833 v vbbat voltage range channel 5 vbbat = (adc*5)/1023 0 5.0 v regulator m onitor voltage range channel 8 to 10 vreg = (adc*5)/255 0 5.0 v inter channel isolation note 2 60 db adcin1,2 current source note 3 - 3% 1 - 40 3% a comp1v2 comparator level channel 2 1.2 v note 1 r src is the impedance of the external source the adc is sampling note 2 80 db for channel a2 (adc_in2) note 3 variance guaranteed for 10 a to 40 a and up to 2 v output voltage da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 60 of 219 ? 2017 dialog semiconductor 5.13 32k oscillator table 33 : 32k oscillator, t j = - 40 oc to 12 5 oc parameter symbol test conditions min typ max unit supply voltage vddrtc 1.5 2.75 v oscillator crystal frequency f osc 32.768 khz crystal series resistance r osc 100 k? output frequency f out 32.768 khz start - up time for cell over the voltage range t start vbbat = 1.5 v to 2.75 v 0.5 2.0 s current consumption from backup device during rtc mode 0.5 a current consumption from v ddref with out_32k enabled 8 a cycle - to - cycle jitter (rms) 1000 pulse 20 35 ns period jitter (rms) 10000 pulse 12 20 bypass mode input frequency f in - 5% 32 +5% khz input duty cycle dc 40 60 % xtal_in input high voltage v ih rtc_en = 0 1.8 v sys v rtc_en = 1 v bbat < v sys 1.1 rtc_en = 1 v bbat > v sys 0.7 * v bbat v bbat xtal_out input low voltage v il rtc_en = 0 - 0.3 0.6 v rtc_en = 1 v bbat < v sys 0.4 rtc_en = 1 v bbat > v sys 0.2 * v bbat input slew rate sr 2 pf input capacitance 0.1 v/ns 5.14 internal oscillator table 34 : internal oscillator, t j = - 40 oc to + 12 5 oc parameter symbol test conditions min typ max unit internal oscillator frequency after trimming 5.7 6.0 6.3 mhz da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 61 of 219 ? 2017 dialog semiconductor 5.15 por , reference generation , and voltage supervision table 35 : por , reference generation and voltage/temperature supervision, t j = - 40 oc to + 12 5 oc parameter symbol test conditions min typ max unit deep discharge lockout lower threshold vpor_lower 2.0 v deep discharge lockout upper threshold vpor_upper 2.3 v under - voltage lower threshold vdd_fault_lower note 1 2.5 2.8 3.25 v under - voltage lower threshold accuracy vdd_fault_lower accuracy 2 % under - voltage upper threshold vdd_fault_upper note 2 vdd_fault_lower + vdd_hst_adj v reference voltage vref - 1% 1.2 +1% v vref decoupling capacitor 2.2 uf vlnref decoupling capacitor 2.2 uf reference current resistor iref - 1% 200 +1% k? note 1 during production vdd_fault_lower voltage is configured via otp over the range 2.5 v to 3.25 v in 50 mv steps. note 2 during production the hysteresis between vdd_fault_lower and vdd_fault_upper is configured via otp over the range 100 mv to 450 mv i n 50 mv steps, the hysteresis can be further changed through control vdd_hyst_adj. 5.16 thermal supervision parameter symbol test conditions min typ max unit thermal warning temp_warn note 1 110 125 140 c thermal shutdown temp_crit note 1 125 140 155 c thermal por threshold temp_por note 1 135 150 165 c note 1 thermal thresholds are non - overlapping. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 62 of 219 ? 2017 dialog semiconductor 6 functional description the da9063 provides separate power domains for the host processor, memory , and peripherals to nable a flexible low - power system design. multiple low - power modes permit varying combination s of peripherals to be powered off to conserve battery power. other system components, such as dram and flash memory, rf transceivers, audio codec , and companion chips , are supplied from optimized regulators designed for dedicated power requirements. the d a9063 power supplies can be programmed to default voltages via otp and provide system - configuration flexibility by selecting the power - up sequence of the regulators and switching converters. figure 15 : control ports and interfa ce p m i c h o s t p r o c e s s o r n i r q n o n k e y n r e s e t v d d v s y s n s h u t d o w n g p i o _ 0 . . . 1 5 o u t _ 3 2 k c o n t r o l i f n v d d _ f a u l t s y s _ u p c h g _ w a k e da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 63 of 219 ? 2017 dialog semiconductor 6.1 power manager io ports the power manager input ports are supplied from either the internal rail vddcore or vdd_io2, selected via pm_i_v. the output ports are supplied from vdd_io1 or vdd_io2, selected via pm_o_v (nvdd_fault, gp_fb1 via gpio controls). during the initial start - up sequence all power manager io ports (with the exceptio n of nreset and nirq) are in a high impedance (tri - state) mode until they are configured from otp prior to reaching powerdown mode . output ports are push - pull except for nreset and nirq, which can also be configured as open - drain via pm_o_type. the nonkey and chg_wake signals for the rtc block are supplied from v ddref . 6.1.1 on/off port (nonkey) the nonkey signal is a wakeup interrupt/event intended to power - on the application supplied by da9063 . the level of the debounced signal is provided by status flag non key (asserted at low level). the nonkey unit is always enabled so that the application can be powered - on when the gpio extender is disabled. the irq assertion and wakeup event can be suppressed via the interrupt mask m_nonkey. nonkey provides four modes of operation selected by field nonkey_pin in register config_i . table 36 : nonkey _ pin settings nonkey_pin description 00 an e_nonkey event is generated when the debounced signal from port nonkey goes low (assert ing edge). if not masked, an interrupt is signaled to the host via nirq (with wakeup during powerdown mode). 01 if (after powering up from powerdown mode) the debounced signal from port nonkey is low after an asserting edge for less than the key - press tim e (selected by key_delay, default 2 s), an e_nonkey event is generated at the releasing edge. if the signal is low for longer than selected by key_delay, the da9063 asserts the event e_nonkey plus control nonkey_lock when it reaches the selected key - pres s time. 10 if (after powering up from powerdown mode) the debounced signal from port nonkey is low after an asserting edge for less than the key - press time (selected by key_delay, default 2 s), an e_nonkey event is generated at the releasing edge. if the signal is low for longer than selected by key_de lay, the da9063 asserts the event e_nonkey plus control nonkey_lock when it reaches the selected key - press time and power s down by clearing control system_en. 11 if (after powering up from powerdown mode) the debounced signal from port nonkey is low after an asserting edge for less than the key - press time (selected by key_delay, default 2 s), an e_nonkey event is generated at the releasing edge. control system_en is cleared and standby asserted, whic h triggers a partial power down from a short press. if the signal is low for longer than selected by key_delay, the da9063 asserts the event e_nonkey plus control nonkey_lock and clear system_en plus standby when it reaches the selected pressing time (po wers down to full powerdown from a long press). for nonkey_pin settings other than 00, the wakeup is not suppressed by an asserted m_nonkey . w ith an asserted nonkey_lock , the wakeup is only executed if the debounced nonkey signal is asserted for more th an the key - press time ( selected by key_delay , default 2 s). this behave s similarly to a keypad lock since any short (unintended) pressing of nonkey does not wake the application. if the application also has wakeup from a short nonkey press, t he host has to clear nonkey_lock before entering powerdown mode . in mode 10 when nonkey key press is longer than the time selected by key_delay, system_en is re - asserted in mode 11 . system_en is re - asserted from any consecutive pressing of nonkey. nonkey_lock is aut omatically cleared by the da9063 when powering up from powerdown mode . powerdown mode is described in section 6.2.2 . note during rtc/delivery - mode , the functionality of nonkey is restricted to a termination of this mode. to enable this feature , the pull - up resistor of nonkey has to be connected to v sys . a sserting nonkey stop s the rtc/delivery - mode and trigger s a start - up of the da9063 . da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 64 of 219 ? 2017 dialog semiconductor 6.1.2 wakeup port (chg_wake) the chg_wake signal is a rising edge sensitive , wakeup interrupt/event intended to wake the da9063 from an event on the companion charger ( for example, supply insertion). the chg_wake port is always enabled so that the application can be powered - on with a disabled gpio extender. the irq assertion and wakeup event can be suppressed via the interrupt mask m_wake. during rtc/delivery mode , assertin g chg_wake terminate s this mode. 6.1.3 hardware reset (noff, nshutdown, nonkey, gpio14 , gpio15, watchdog) the da9063 noff port is an active - low input (no debouncing) typically initiated by an asserted error detection line . it asserts nshutdown in the fault regi ster. the sequencer asserts port nreset , and all domains and supplies of the da9063 except ldocore (and possibly ldo1) are disabled in a fast emergency shutdown. the da9063 nshutdown port is an active - low input typically asserted from a host processor (or a push button switch) . it asserts nshutdown in the fault register. the sequencer asserts port nreset and then powers down all domains in reverse sequencer order down to sl ot 0 and all supplies of the da9063 except ldocore (and possibly ldo1) are dis abled. host_sd_mode determines if normal power sequence timing or a fast shutdown is implemented. the da9063 includes a third hardware reset trigger that follows the debounced nonkey signal after being asserted for a period greater than key_delay + shut _delay. the same can be achieved by a long parallel connection of gpi14 and gpi15 to ground. the long nonkey shutdown and gpio14/15 shutdown are enabled by the power manager control register bits nonkey_sd and gpi14_15_sd. if the hardware reset was initia ted by a (debounced) press of nonkey (or gpio14 and gpio15 together) longer than sd_delay, the da9063 initially only assert s control bit key_reset in the fault register and signals a non - maskable interrupt allowing the host to clear the armed reset seque nce within 1 s. if the host does not clear key_reset then a shutdown to reset mode is executed. key_sd_mode determines if normal power sequence timing or a fast shutdown is implemented. the da9063 then wait s for a valid wakeup event ( for example, a key p ress) or start s the power sequencer automatically if auto_boot is configured. if the watchdog has been disabled, this hardware reset can be used to turn off the application in the event of a software lock - up without removing the battery. this type of rese t should only be used for severe hardware or software problems as it will completely reset the processor and could result in data loss . 6.1.4 reset output (nreset) the nreset signal is an active - low output signal from da9063 to the host processor that can either be push - pull or open drain (selected via pm_o_type), which tells the host to enter the reset state. nreset is always asserted at the beginning of a da9063 cold start from no - power , delivery , and rtc mode s . it is ass erted in active mode before the da9063 starts powering down to reset mode (triggered from user, host , or an error condition detected by the da9063 ). nreset may also be asserted (depend ing on nres_mode setting) as a soft reset before the sequencer start s powering down without progressing to reset mode . an assertion of nreset from voltage supervised regulators being out - of - range can be enabled via control mon_res (minimum assertion time 1 ms). after being asserted, nreset remains low until the reset tim er has been started from the selected trigger signal and expires. the reset release timer trigger signal can be selected via reset_event to be ext_wakeup, sys_up, pwr_up , or leaving pmic reset state. the expiry time can be configured via reset_timer from 1 ms to 1 s. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 65 of 219 ? 2017 dialog semiconductor 6.1.5 system enable (sys_en) sys_en is an input signal from the host processor to the da9063 that enabl es the regulators in domain system. the feature is enabled using gpio8_pin and configured as active - low or - high by gpio8_type. it asserts syst em_en and simultaneously generates an irq. it also triggers a wakeup event in powerdown mode if enabled via gpio8_wen. de - asserting sys_en (changing from active to passive state) clears control system_en which triggers a power down sequence into hibernate/ standby mode (without irq assertion or wakeup event trigger). by setting nres_mode , the port sys_en can be used as a soft reset input with the assertion of nreset before powering down. with the exception of supplies that have the xxxx_conf control bit asserted, all regulators in power domains power1, power , and system are sequentially disabled in reverse order. regulators with the da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 66 of 219 ? 2017 dialog semiconductor 6.1.9 gp_fb2, general purpose signal 2 (pwr_ok/keep_act) the gp_fb2 port supports two different modes selected by the control pm_fb2_pin . table 38 : pm _ fb2 _ pin settings pm_fb2_pin description 0 pwr_ok. in this mode the port is a regulator status indicator. the port is an open drain output asserted if none of the selected regulators are out - of - range. the regulator monitoring via adc must be enabled and all regulators to be monitored must have supervision enabled with the selected persistence , and mask bit m_reg_uvov must be asserted. in case at least one of the supervised regulators is out - of - range or regulator moni toring is disabled, the pwr_ok signal is low. 1 keep_act. if enabled, every assertion of the port (rising to active level edge sensitive) sets the watchdog trigger, similar to writing to bit watchdog via the power manager bus. the host has to release kee p_act before the next assertion during continuous watchdog supervision (if enabled). the minimum assertion and de - assertion cycle time is 150 s. the output active level (and driver type) can be configured via gp_fb2_type. alternatively, with bcore_merge = 1, fb in register bcore1_cfg set to 0b000 and merge_sense = 0, the gp_fb2 pin becomes a voltage feedback signal for buckcore. 6.1.10 gp_fb3, general purpose signal 3 (out32k_2/nvib_brake) the gp_fb3 port supports two different mo des selected by the control pm_fb3_pin . table 39 : pm _ fb3 _ pin settings pm_fb3_pin description 0 out32k_2. this provides a second 32k signal output (push - pull). 1 nvib_brake. if ldo8 is configured as a vibrator motor driver, gp_fb3 can be configured to provide an external brake signal. the vibrator motor can be started or stopped by a change in the level on the nvib_brake signal. if the port is not used as a brake command, the vibration motor runs continuously at the speed configure d by vib_set. gp_fb3_type defines the active level. 6.1.11 supply rail fault (nvdd_fault) nvdd_fault is a signal to the host processor to indicate a supply voltage ( v sys ) low status. asserting nvdd_fault indicates that the main supply input voltage is low ( v sys < vdd_fault_upper) and therefore informs the host processor that the power will shut down soon. the event control e_vdd_warn is asserted and the nirq line is asserted (if not masked). during power_down mode a wakeup is generated. after that the processor m ay operate for a limited time from the remaining battery capacity or the processor may enter a standby mode. as long as v sys does not recover, the host can re - enable the nirq line by asserting m_vdd_warn or clearing e_vdd_warn. the da9063 start s a fault power down sequence. if v sys drops below vdd_fault_lower , the da9063 enter s reset mode . the vdd_fault_lower threshold and the hysteresis on vdd_fault_upper are otp configurable. the nvddfault port can alternatively be controlled by the state of the debo unced v sys monitor inside the adc (selected via gpio12_pin). the signal is asserted when the adc detect s three consecutive results below the configurable threshold v sys _mon ( it become s passive after three consecutive results above vsys_mon). this provides a variable power good signal to trigger boot activities on external ics. the active level/debounce, wakeup , and io supply voltage can be selected via the controls gpio12_mode, gpio12_wen and gpio12_type, respectively. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 67 of 219 ? 2017 dialog semiconductor 6.1.12 interrupt request (nirq) the nirq is an output signal that can either be push - pull or open drain (selected via pm_o_type). if an active high irq signal is required , it can be achieved by asserting control irq_type (recommended for push - pull mode). this port indicates that an interrupt - causin g event has occurred and that event/status information is available in the event and status registers. events are triggered by a status change at the monitored signals. when an event bit is set , the nirq signal is asserted (unless this interrupt is masked by a bit in the irq mask register). the nirq is not released until all event registers with asserted bits have been read and cleared. new events that occur during reading an event register ar e held until the event register is cleared, ensuring that the host processor does not miss them. the same happen s to all events occurring whil e the sequencer processes time slots ( that is, the generation of interrupts is delayed). 6.1.13 real time clock output (out_32k) out_32k is a buffered outp ut of the da9063 32 khz oscillator. if enabled via crystal , the 32 khz oscillator always run s on the da9063 following the initial start - up from no - power or delivery mode until the device has reached no - power (or delivery) mode again. the signal output buffer can be disabled manually via en_32kout and paused during powerdown mode by setting out32k_pause. the 32k signal can additionally be made available at port gp_fb3. 6.1.14 io supply voltage (vdd_io1 and vdd_io2) vdd_io1 and vdd_io2 are two independent io su pply rail inputs of the da9063 that can be individually assigned to the power manager interfaces (see control bit gpi_v), power manager ios (see control bits pm_o_v, pm_i_v) and gpios (bits gpiox_type). the rail assignment determines the io voltage level s and logical thresholds , see s ection 5.4 . the selection of the supply rail for gpios is also partially used for their alternate functions , see table 2 and table 3 . as an example, gpio13_ty pe determines the supply rail when this pin is configured as the gp_fb1 output. note maximum speed at 4 - wire interface is only available if the selected supply rail is greater than 1.6 v , s ee table 44 . da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 68 of 219 ? 2017 dialog semiconductor 6.2 operating modes 6.2.1 active m ode a running application is typically in active mode . the da9063 transition s to active mode after the host processor perform s at least one initial alive watchdog write (or alternatively an initial assertion of the keep_act port) inside the target time window. if the watchdog function is disabled by setting twdscale to zero, the da9063 transition s to active mode when all of t he sequencer ids in the power domain are complete. i n active mode , the pmic core functions as ldocore, calendar counter and internal oscillator are running. typically additional features are enabled, such as the gpadc. the da9063 can send interrupt reque sts to the host via a dedicated interrupt port (nirq) and status information can be read from the host processor via the power manager interface. temperature and voltages inside and outside the da9063 can be monitored and fault conditions can be flagged to the host processor. 6.2.2 powerdown m ode the da9063 is in powerdown mode when the power domain system is disabled (even partially). this can be achieved when progressing from no - power/delivery/rtc mode or by returning from active mode . a return from active mode is initiated by low power mode instructions from the host ( for example, releasing signal sys_en or clearing register bit system_en), from the user by asserting nonkey (if nonkey_pin=1x) or as an interim state during a shutdown to reset mode . during powerdown mode ldocore, vref reference voltage, the nonkey pin, chg_wake port , and the calendar counter are active. dedicated power supplies can be kept enabled during powerdown mode if their xxx_conf bits are asserted ( supply voltage settings are taken fr om the respective vxxx_b registers). gpio ports, the gpadc , and the control interfaces also remain active in powerdown mode if not configured otherwise via register pd_dis. disabling these blocks during powerdown mode reduce s quiescent current, especially if all blocks that require an oscillator clock are disabled (cldr_pause, hs2wire_dis, pmif_dis, gpadc_pause,gpi_dis, pmcont_dis). if required, the application supervision by the watchdog timer can be continued in powerdown mode via watchdog_pd. if the host will not communicate with the da9063 during powerdown mode , then the control interfaces may also be temporarily disabled (see controls pmif_dis/hs2wire_dis). if the sequencer pointer has stopped at position part_down (inside domain system) it result s i n a partial power down . when on the way down the sequencer pointer reaches position 0, relevant regulators/rail switches with corresponding position 0 ids that have cleared control bxxx_conf/ldoxx_conf/xxx_sw_conf are disabled, otherwise the regulator volt age s change to the values defined in vbxxx_b/vldoxx_b when control def_supply is asserted. when def_supply is released , slot 0 is not processed by the sequencer, hence regulators/rail switches with an id pointing to slot 0 remain unchanged. following the n ext w akeup event vxxx_a voltage levels and the sequencer power domain controls/timers are set to their default otp values if otpread_en is asserted. position 0 also allows an automatic transition into a dedicated rtc mode , where all features of the da9063 (including ldocore) are disabled except for the rtc oscillator and calendar. this mode is armed via control rtc_mode_pd and terminated by an rtc alarm/tick asserting nonkey/chg_wake , or if v ddref rises above 2.6 v, this automatically re - enables ldocore and the full - power manager logic. if powerdown mode is reached in response to a long nonkey press, rtc mode is not entered until the key is released. when nonkey_sd is asserted and the key is continuously pressed f or longer than the time selected by key_delay + shut_delay , it assert s key_reset to indicate that the transition to reset mode was triggered by a long nonkey , s ee section 6.1.1 . when the device is in powerdown or reset mode, a sserting eco_mode enables low power. this is achieved internally by using a pulsed mode for vddcore and reference voltage generation. this maintains basic functionality but full parametric compliance is no longer guaranteed (as it affects da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 69 of 219 ? 2017 dialog semiconductor adc precision, buck performance, ldo voltage resolution, and so on ). when the da9063 is connected to a 32 khz crystal (and enabled via control crystal), the pulsed mode timing is generated from this source. otherwise the pulsed mode is driven from a (free - running) low - power on - chip oscillator. 6.2.3 reset mode the da9063 is in reset mode when a complete application shutdown is required. the reset mode can be triggered by the user, a host processor or by an action on the da9063 , as outlined below: b y the user: from a long press of nonkey (interruptible by host) from a long parallel assertion of gpio14 and gpio15 (interruptible by host) by pressing a r eset switch connected to port nshutdown (non - interruptible) forced from the host processor (non - interruptible) by : asserting port nshutdown (falling edge) writing to register bit shutdown by an error condition that force s a reset mode (non - interruptible): no watchdog write (keep_act signal assertion) from the host inside the watchdog time window (if watchdog was enabled) an under - voltage detected at v sys ( v sys < vdd_fault_lower) an internal die over - temperature forced by the error detection line (non - interr uptible): by asserting port noff (falling edge) the controls int_sd_mode, host_sd_mode , and key_sd_mode can be used to individually configure the shutdown sequences from an internal fault, host or user trigger. in each case , the sequence can be configured to implement either the reverse timing of the power - up sequence or an immediate transition into reset mode, skipping any delay from the sequencer or dummy slot timers. asserting noff always trigger s a fast emergency shutdown. to allow the host to determine the reason for the reset, the source is record ed in fault_log (as either the key_reset or nshut_down bit). the host processor clears fault_log by writing asserted bits with a 1. note key_sd_mode = 1 enables a full por following a long press of onkey or a long assertion of gpio14 and 15. in the case of an aborted otp read, the da9063 enters reset mode without asserting any bits in fault_log. a shutdown to reset mode begins with the da9063 asserting the nreset port. then domain system is completely powered down (sequencer position 0) at which time the device has reached reset mode : this is a low current consumption state. the only circuits in reset mode remaining active are ldocore (at a re duced level of 2.2 v), the control interfaces and gpios, the calendar counter, the vref reference , and the comparators for over - temperature and v sys level. except for ldo1 and the backup battery charger, other regulators and blocks are automatically disabl ed to avoid draining the battery. during the da9063 reset mode , the host processor can be held in a reset state via port nreset. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 70 of 219 ? 2017 dialog semiconductor when entering reset mode , all user and system events are cleared. when leaving reset mode , the complete da9063 register c onfiguration is reloaded from otp (with the exception of auto_boot in case of a vdd_start fault). note fault_log, gp_id_10 to gp_id_19 and other non - otp loaded registers ( for example, rtc calendar and alarm) remain unchanged when leaving reset mode . nreset is always asserted low after a cold start from no - power , rtc , or delivery mode and can also be asserted (depending on configuration of nres_mode) before the sequencer starts to power down towards powerdown mode . some reset conditions such as shutdo wn via register write, watchdog error , or over - temperature automatically expire ( that is, are automatically cleared by the device as i t shuts down). other reset triggers such as via port noff or nshutdown need to be released before the da9063 can move fr om reset to powerdown mode . in the case that the application requires regulators to discharge in advance of a consecutive power - up sequence, a minimum duration of the reset mode can be selected via reset_dur. if the reset was initiated by user action from a long nonkey key - press (or gpi14 and gpi15), bit key_reset is set and the nirq port asserted. after 1 s the shutdown sequence is started, unless this is inhibited by the host clearing key_reset within this 1 s period (by writing a 1 to the related bit in register fault_log). when the reset condition has been removed, the da9063 requires the presence of a good supply ( v sys > vdd_fault_upper and able to provide enough power) before it can start - up again and move into powerdown mode . reset mode is also used during an automatic transition by the device into rtc mode , as described in section 6.2.4 . 6.2.4 rtc mode the rtc mode is an ultra - low powe r mode intended to maintain only the applications system time inside the rtc block. it can be armed by asserting control rtc_en from otp or host register write. with rtc_mode_pd enabled, the device enter s rtc mode when the power sequencer reaches slot 0 i n a power down sequence. all regulators (including ldocore) and most features on the da9063 are disabled. only the fault_log register, calendar counter , and their related registers (including the alarms) are maintained. with rtc_en = 1 , the da9063 auto matically enter s rtc mode when a vdd_fault condition is present, when rtc_mode_sd is asserted, or when v ddref drops below the por threshold. rtc mode is automatically terminated when asserting nonkey or chg_wake , or from an rtc tick/alarm. the same occurs when v ddref has risen above 2.6 v ( for example, from insertion of an external supply or a pre - charged battery). ldocore is then switched on and a start - up sequence is triggered. 6.2.5 delivery mode the delivery mode provides the lowest possible quiescent curr ent, allowing connected pre - charged batteries (backup or main battery) to maintain charge prior to the end - user starting the device for the first time. it is armed by setting rtc_en = 0 and then entered by the same conditions as rtc mode . during delivery m ode , only the nonkey, chg_wake , and the v ddref detection circuitry is enabled. connecting only a backup battery result s in delivery mode . da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 71 of 219 ? 2017 dialog semiconductor 6.2.6 no - power mode in the absence of a (charged) backup battery, the da9063 enter s no - power mode when vddcore drops bel ow the vpor_lower threshold. as long as vddcore stays below the vpor_upper threshold, an internal power - on - reset (npor) signal remains asserted. in this mode, only the vddcore threshold comparator is active. this comparator simply checks for a condition th at allows the da9063 to turn on again. when a good supply is subsequently available again on v ddref (> 2.4 v), vddcore is able to rise above vpor_upper and the da9063 leave s no - power mode . 6.2.7 power commander mode this is a special mode for evaluation and configuration development. in power commander mode , the da9063 is configured to load the control register default values from the hs 2 - wire interface, instead of from the otp cells, so that un - programmed da9063 samples will power up, allowing evaluation and verification of a proposed user configuration. power commander mode is enabled by connecting tp to a 3.3 v to 5.0 v voltage. note in power commander mode , gpi14 and 15 ar e configured for hs - 2 - wire interfac e operation (with vddcore as the supply) and gpo12 is configured as an output for nvdd_fault. any register writes or otp loads which can change this configuration are ignored until da9063 has exited from power commander mode . after leaving the por state, the da9063 informs the system that it is waiting for a programming sequence by driving nvdd_fault low. the software running on the pc monitors nvdd_fault and responds by downloading the values into the configuration registers within da9063 . nvdd_fault is automatically released after the download is complete. there are two programming sequences performed in power commander mode . the first takes place between reset and powerdown mode and the second between powerdown and system mode . note to correctly configure da9063 , addresses 0x0a to 0x36, 0x82 to 0xcf , and 0x104 to 0x12e should be programmed during the first sequence. registers 0x0e, 0x82 , and 0xa3 to 0xb3 should be programmed during the second sequence. when the first programming sequence is complete , da9063 will be in powerdown mode . progression from this mode is determined by the values programmed for sys_en and auto_boot. if da9063 has been directed to progress from powerdown mode then it drive s pin nvd d_fault low for a second time to request that the sw performs the second programming sequence. once the second programming sequence is complete , the progress of the power - up sequence is controlled by the values loaded during the programming sequence. the p rogrammed configuration can be identified by reading the fuse register config_id. note during power commander mode , the fault detection status bit vdd_fault and the level at the related pin nvdd - fault do not match and do not indicate a low voltage level at vddout. an enabled shutdown from a 5 s assertion of gpio14/15 will be ignored during power commander mode . any nirq and event assertion when accessing the hs 2 - wire interface (e_gpi14) is suppressed in this mode. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 72 of 219 ? 2017 dialog semiconductor 6.3 start - up from no - power mode 6.3.1 power - on - reset (npor) the da9063 generates an internal power - on - reset npor (active low) following the initial connection of a supply to v ddref . while the vddcore voltage is below the threshold vpor_upper, the internal signal npor is driven low and the da9063 will not start - up. this is no - power mode . when the vddcore voltage rises above vpor_upper, the following occur : the npor is driven high (fl agged by the por bit being set in register fault_log) . the oscillator is enabled . the vref reference is enabled . the complete otp block is read and stored in the register bank . the da9063 progresses into powerdown mode . from powerdown mode , the da9063 continue s through the power - up sequence if either: the power domain system was enabled by the input port, sys_en, or, the power domain system was enabled in otp settings and auto_boot was enabled. with auto_boot disabled and the power domain system enable d in otp settings, a non - suppressed wakeup event allow s the da9063 to continue through the power - up sequence. 6.4 exiting reset mode and application wakeup da9063 offers two types of wakeup event , user events and system events ( see table 40 ). non - suppressed user events ( for example, nonkey, chg_wake or from gpios) are always processed and trigger a wakeup . to exit reset mode , the da9063 requires ei ther v sys to rise above the threshold vdd_fault_upper, or a user event. however, if the previous power - up sequence terminated with a shutdown to reset mode that was caused by a vdd_start fault, v sys must rise instead above the higher threshold of vdd_fault _upper + 250 mv. if the consecutive power - up sequence is also terminated with an under - voltage error, this threshold increases further to vdd_fault_upper + 500 mv. from then on, auto_boot and wakeup from non - user events are temporarily disabled. auto_boot and wakeup from non - user events are re - enabled after the application has successfully powered up to active mode for a time > 16 s: this also resets the start - up threshold (to vdd_fault_upper + 0 mv). during a vdd_start fault with v sys > ~3.7 v, the da9063 requires a user event to leave the reset mode . until the host has been booted, an otp - enabled flashing led may be driven from gpio11, 14 , or 15 to indicate to the user that the device is supplied with (insufficient) power. when chg_wake is connected to a charger, the vddstart - triggered led flashing continue s as long as an external supply is charging the battery. the flashing led can be configured via controls reset_blinking , blink_dur , and blink_frq . after the application is running , the blinking led can be stopped via a host register write. wakeup events can be individually suppressed by setting the related nirq mask bit. when nonkey_lock is asserted a wakeup requires the debounced signal from nonkey to be low for a time longer than the configured key_delay. i t is not recommended to mask system events, instead disable the unwanted event sources ( for example, gpis, gpadc, 1.2 v comparator). the wakeup from gpios (or selected alternate features that use a shared gpi event) has to be enabled via gpi < x > _wen. after a valid wakeup condition is detected, a subset of the otp configuration is read and the values are used to reconfigure the regulator voltage registers vxxx_a, the power domain enable settings (if not suppressed via system_en_rd) and the sequencer timer. da9063 then assert s the ext_wakeup signal toward s the host processors and configure s regulators with an id pointing at slot 0 to their target state . if the power domains are not pre - enabled from otp settings, the host processor must control further application start - up (via the power domain da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 73 of 219 ? 2017 dialog semiconductor enable ports, sys_en, pwr_en and pwr1_en). alternatively the da9063 continues powering - up the otp - enabled domains via the power domain sequencer, but the pow er sequencer will not start to enable the system supplies unless system_en is asserted. progression to active mode requires assertion of power_en from the host via port pwr_en, a register write, or enabled in otp. after starting the watchdog timer the host processor must assert the watchdog bit within the configured time window. if this does not happen, the state - machine terminate s active mode and return s to reset mode . table 40 : w akeup events signal : event wakeup user event system event irq v sys monitor : e_vdd_mon x x x vdd_fault pre - warning : e_vdd_warn x x x rtc alarm : e_alarm x x x rtc periodic tick : e_tick x x x voltage comparator flipped : e_comp1v2 x x x pressed on key : e_nonkey x x x wakeup from companion charger : e_wake x x x ldo over current detect : e_ldo_lim x x x regulator voltage out - of - range : e_reg_uvov x x x critical junction temperature : e_temp x x x power sequencing ready : e_seq_rdy x x voltage ramping ready : e_dvc_rdy x x manual adc result ready : e_adc_rdy x x gpios passive to active transition : e_gpix x x x adc 1, 2, 3 threshold : via gpi0, 1, 2 x x x sys_en, pwr_en, pwr1_en (passive to active transition) : via gpio8, 9, 10 x x x hs - 2 - wire interface : via gpio14 x x x da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 74 of 219 ? 2017 dialog semiconductor 6.5 power supply sequencer the da9063 power supplies are enabled with a sequencer that contains a programmable step timer, a programmable id array of slot pointers , and four predefined pointers (system_end, power_end, max_count , and part_down), as illustrated by figure 16 . the sequencer is able to control up to 32 ids ( six bucks , 11 ldos, 7 external fet/ic controls, a wait id (gpi10), an en_32k enable , and an id to activate power down settings), which can be grouped to three power domains. the power domains have configurable size and their borders are described by the location pointers system_end, power_end , and max _count. the lowest level power domain system starts at step 1 and ends at the step that is described by the location pointer system_end. the second level domain power starts at the successive step and ends at power_end. the third level domain power1 start s at the consecutive step and ends at max_count. the values of pointer system_end, power_end , and max_count are predefined in otp registers and should be configured as system_end < power_end < max_count. the domain system can be thought of as the minimum s et of supplies required to enable the core of the target system. if the control otpread_en is enabled, the regulator voltages, sequence domain enables (if not suppressed via control system_en_rd), and the sequence timer are reset to their otp values during the transition from power down to system . the second level domain power includes supplies that are required on top to t r igger the application and set the da9063 into active mode . power1 can be understood as one of the power domains that can be used for further sequenced control of supply blocks during active mode ( for example, for a sub - application like wlan or a baseband chipset). note it is recommended that the system is conf igured to reach active mode before running applications. 6.5.1 powering up all buck converters and 11 ldos of da9063 have a unique sequencer id. the power - up sequence is defined by an otp register bank that contains a series of supplies (and other features), each of which point to a selected sequencer time slot. several supplies can point to the same time slot which is therefore enabled in parallel by the sequencer. time slots that have no ids pointing at them are dummy steps that do nothing but insert a confi gurable time delay (marked in figure 16 as d ). supplies/ids that do not point to a sequencer time slot between 1 and max_count are not enabled by the p ower sequencer but can be controlled individually by the host (via the power manager interface). during power - up , the sequencer start s at slot 0. if def_supply is asserted, it checks all regulators/rail switches for an id pointing to slot 0. c leared ldoxx_auto/ buckxxx_auto/xxx_sw_auto bits are configure d by setting the related control bxxx_conf/ldoxx_conf/xxx_sw_conf, otherwise the regulator is enabled. to minimize inrush currents, it is recommended to enable no more than a single default regulator v ia def_supply. during power - up, the regulator output voltage is taken from the vbxxx_a/vldoxx_a registers. during power - down, regulators/rail switches with a cleared control in bxxx_conf/ldoxx_conf/ xxx_sw_conf are disabled, otherwise the regulator voltage is changed to vbxxx_b/vldoxx_b when entering slot 0. when def_supply is released, slot 0 is not processed by the sequencer (regulators/rail switches with an id pointing at slot 0 remain unchanged). da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 75 of 219 ? 2017 dialog semiconductor the progression of the sequencer to slot 1 is dependent on certain conditions: if auto_boot and system_en are both asserted (via port, by register write or in otp), the sequencer assert s the ready signal (if gp_fb1 is so configured) and then continue s by processing slot 1. if auto_boot is not asserted, the seq uencer remain s in a holding start state, waiting for either: the assertion of system_en, or, any other wakeup event if system_en is already enabled. all supplies (and other sequenced features) that are pointing at slot 1 are then processed. this is similar to the processing of slot 0 with the exception that def_supply has no effect on slots apart from slot 0. from slot 1, the sequencer progress es until it reache s the position of pointer system_end. at this point, all ids of the first power domain system are enabled and, if power_en is not asserted, the da9063 releases the ready signal (in combination with optional assertion of e_seq_rdy). figure 16 : assignment of actions to sequencer slot i d s table 41 : power sequencer controlled actions action sequencer time slot control ldo1 ldo1_step control ldo2 ldo2_step control ldo3 ldo3_step control ldo4 ldo4_step control ldo5 ldo5_step control ldo6 ldo6_step control ldo7 ldo7_step control ldo8 ldo8_step control ldo9 ldo9_step control ldo10 ldo10_step control ldo11 ldo11_step control buckcore1 buckcore1_step control buckcore2 buckcore2_step control buckpro buckpro_step control buckio buck_io_step l d o 1 l d o 2 l d o 3 l d o 4 l d o 5 l d o 6 l d o 7 l d o 8 b u c k c o r e b u c k p r o b u c k m e m b u c k p e r i d e f _ s u p p l y s l o t i d d e f i n i t i o n s l o t i d c o u n t e r 0 1 2 3 d 5 d 7 d d 1 0 d d 1 3 1 4 1 5 p o w e r _ e n d s y s t e m _ e n d s l o t t i m e r p r o g r a m m a b l e 4 b i t o t p s t a r t / s t o p m a x _ c o u n t s e q u e n c e r p a r t _ d o w n s y s t e m p o w e r p o w e r 1 p o w e r d o m a i n s t a n d _ b y l d o 9 l d o 1 0 b u c k c o r e 2 p d _ d i s . . . da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 76 of 219 ? 2017 dialog semiconductor action sequencer time slot control buckmem buckmem_step control buckperi buckperi_step control core_sw core_sw_step control peri_sw buckperi_step assert/release gpio2 gp_rise1_step release/assert gpio2 gp_fall1_step assert/release gpio7 gp_rise2_step release/assert gpio7 gp_fall2_step assert/release gpio8 gp_rise3_ste p release/assert gpio8 gp_fall3_step assert/release gpio9 gp_rise4_step release/assert gpio9 gp_fall4_step assert/release gpio11 gp_rise5_step release/assert gpio11 gp_fall5_step wait for active state at gpi 10 wait_step wait for stable oscillator signal en32k_step pd_dis pd_dis_step on completion of domain system , the sequencer waits for power_en to be asserted (via the pwr_en port, a register write or in otp). when power_en is asserted, the signal ready is asserted (if not already asserted) and regulators/ids of domain power are enabled sequentially. the sequencer stops at the position of pointer power_end. at this point it also: releases the ready signal (if power1_en is not asserted); optionally asserts e _seq_rdy; enables the initial watchdog timer and waits for the first associated alive feedback from the host processor. after this, the start - up of the da9063 progresses into active mode . a third power domain, power1, can be enabled via power1_en (asser ted by pwr1_en port, register write or in otp). it enable s all consecutive ids until the position of pointer max_count has been reached. the ready signal is asserted as long as ids are processed (if enabled) and e_seq_rdy is asserted when reaching max_coun t. on start - up , and if out_clock is asserted, the sequencer wait s at a slot containing id en32k_step until the 32 khz clock stabilizes, see section 6.14.1.1 . da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 77 of 219 ? 2017 dialog semiconductor 6.5.2 power - up timing figure 17 : power - up timing 6.5.3 programmable slot delays the delay between the slots of a sequence is controlled via the programmable value of seq_time in register seq_timer. this has a default delay of 128 s per slot (min. 32 s , max. 8 ms). the delay time between individual supplies can be extended by leaving a consecutive slot(s) with no ids pointing to it : these are dummy slots. the dummy slots have an independent delay configured by seq_dummy. these dela y times , in register seq_timer , are (re - )loaded from otp every time domain system begins to power - up. n p o r _ u p p e r s y s _ u p ( i n t ) p o w e r - u p p o w e r 1 _ e n s y s t e m _ e n p o w e r _ e n e x t _ w a k e u p n o n k e y v d d c o r e v s y s v d d _ f a u l t _ u p p e r v d d r e f r e g i s t e r s l o a d e d f r o m o t p n v d d _ f a u l t s e q 1 s e q 2 s e q 3 w a i t f o r p w r _ e n p w r _ u p ( i n t ) w a i t f o r p w r 1 _ e n d e b o u n c i n g ( 1 0 m s d e f a u l t ) n r e s e t s t a r t r e s e t t i m e s e q 1 + s e q 2 + s e q 3 = 1 5 s t e p 1 m s t o 1 s w a i t f o r s y s _ e n da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 78 of 219 ? 2017 dialog semiconductor 6.5.4 powering down when the da9063 is powering down, the sequencer disable s the supplies in reverse order and timing, assert s ready during sequencing , and tr igger s e_seq_rdy on reaching the target sequencer slot. supplies that are configured to stay on (ldo < x > _conf , b da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 79 of 219 ? 2017 dialog semiconductor figure 18 : power mode transitions da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 80 of 219 ? 2017 dialog semiconductor 6.6 system monitor (watchdog) after powering up domain power, the da9063 can initiate a watchdog monitor function. the host processor must write a 1 within a configured twdmax time into control watchdog, thereby indicating that the host is alive. if the host does not write 1 to this watchdog bit within the twdmax time, the da9 063 assert s twd_error in the fault_log register and power s down to reset mode . after this first write, the host must continue to write to this watchdog bit within the configured time or da9063 power s down as described above. the time window has a mini mum time twdmin fixed at 256 ms and a maximum time twdmax, nominally 2.048 s. the twdmax value can be extended by multiplying the nominal twdmax by the value of register bits twdscale. twdscale is used to extend the twdmax time by x1, x2, x4, x8, x16, x32 , or x64. once in the active state, the da9063 continue s to monitor the system unless it is disabled by setting twdscale to zero. when powering down from active mode , the watchdog monitor is stopped unless it enters powerdown mode via watchdog_pd. if the watchdog register bit is set to a 1 within the time window, the watchdog monitor resets the timer, sets the watchdog bit back to zero (this bit is always read as zero) and waits for the next watchdog signal. the watchdog trigger can also be asserted from t he host by asserting keep_act in hardware. this mode is selected with control pm_fb2_pin and removes the above requirement for the periodic setting of the watchdog bit. the watchdog feature can be disabled by setting twdscale to zero. 6.7 gpio extender the da 9063 includes a gpio extender that provides up to 16 v ddref - tolerant general purpose input/output ports, each controlled via registers from the host , see table 42 and figure 19 . the gpio ports are pin - shared with ports from gpadc, hs - 2 - wire - interface and signals from the power manager. configuration settings and events from gpix ports are also shared with alternativ e features. f or example, if gpio1_pin is configured to be adcin2, exceeding the configured adc thresholds trigger s a gpi1 event that generates a maskable gpi1 interrupt. the gpi active high/low setting from the gpiox_type register and the selection of pull - up resistor is also applicable to the alternative port functions selected via gpiox_pin ( for example, sys_en, pwr_en and pwr1_en). this is also true for gpiox_wen, which is used to enable triggering of a wakeup event (adcin1, adcin2, adcin3, sys_en, pwr_e n, pwr1_en, hs - 2 - wire interface). when gpi ports are enabled (including being enabled by changing the setting of gpiox_pin), the gpi status bits are set to their non - active state. this ensures that any signals that are already active are detected and immed iately generate any appropriate events. in active and powerdown mode , the gpio extender can continuously monitor the level of ports that are selected as general purpose inputs. gpis are supplied from the internal rail vddcore or vdd_io2 (selected via gpi_ v) and can be configured to trigger events in active - high or active - low mode. the input signals can optionally be debounced (configurable via control debouncing, 10 ms default) and the resulting signal level is reflected by the status register gpix. when t he status has changed to its configured active state (edge sensitive) the assigned event register is set and the nirq signal is asserted (unless this nirq is masked). gpis can be individually configured to generate a system wakeup via gpixx_wen. if enable d via regulator controls ldox_gpi/bxxx_gpi, the ports gpi1, gpi2 , and gpi13 can be used to enable/disable regulators or rail switches ( that is, controlling ldox_en/bxxx_en/xxx_sw_en). the gpi active level is selected via the related gpixx_type control. gpi ports that are selected for this hardware control of one or more regulators do not generate events (nirq). gpi1, 2 , and 13 can alternatively be selected to toggle the vldox_sel/vbxxxx_sel. apart from changing the regulator output voltage, this feature als o allows hardware control of regulator mode (sync/sleep mode) via selection of the settings contained in xxxx_sl_a and xxxx_sl_b (but only for those bucks configured with bxxxx_mode = 00). when a regulator is controlled via gpi, its enable and voltage regi ster selection are no longer controlled by the power sequencer ( processing the related id only affect s non - gpi controlled functionality). however, these settings can still be changed via register writes from the control interface. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 81 of 219 ? 2017 dialog semiconductor events on gpi10 can be used to control the progress of the power sequencer. processing id wait_step cause s the sequencer to wait until gpi10 changes into its active state. note supplies directly enabled/disabled from gpi1, 2 , or 13 have to be excluded from the power sequencer control (ids of these supplies should point into a slot higher than max_count) if defined as an output, gpo0, 1, 3 to 6, 10 to 11 , and 13 to 15 can be configured to be open - drain instead of push - pull. the supply rail can be individually selected from either vdd_io1 or vdd_io2. by disabling the internal 120 k? pull - up resistor when in open - drain mode, the gpo can also be supplied from an external rail ( see registers config_k and config_l). the gpo output state reflects the respective register bit gpiox_ mode. when configured as outputs, gpo 2, 7, 8, 9 , and 11 can be controlled by the da9063 power sequencer. five pairs of level asserting and level releasing ids (gp_rise1_step/ gp_fall1_step to gp_rise5_step/gp_fall5_step) may be assigned individually to slots of the power sequencer, which trigger the configured level transition on the gpos when processing the related id during powering up ( see table 41 for assignments). the configured level change is inverted when processing the ids during powering down. these are intended for use as enable signals either for external regulators or other devices in the system. when the gpio unit is off (por) , all ports are configured as open drain output with high level (pass device switched off, high impedance state). when leaving por , the pull - up or pull - down resistors are configured from registers config_k and config_l. when the gpio unit is temporarily disabled by th e power sequencer (via gpi_dis or pmcont_dis) level transitions on inputs are no longer detected and i/o drivers keep their configuration and programmed levels. gpo12 can be driven by the state of vdd_mon to provide an active high power good signal (selected via gpio12_pin). gpo10, 11, 14 , and 15 are extended power gpo ports, where the maximum sink current is 11 ma and the maximum source current is 4 ma. this enables driving leds. the output ports gpo11, gpo14 , and gpo15 can be toggled with a configu rable periodic pulse configured via blink_frq and blink_dur and include an optional pwm control. the generated pwm signals have a duty cycle from 0 % to 100 % with a repetition frequency of 21 khz and 95 steps (using one 2 mhz clock for each step). the dut y cycle is set by the controls gpo11_pwm, gpo14_pwm , and gpo15_pwm, with any value larger than 0 enabling the pwm mode of operation. the pwm control can also be made to dim the brightness between its current value and a new value at a rate of 32 ms per ste p. selection of this mode is set by gpo11_dim, gpo14_dim , and gpo15_dim. when set to zero the pwm ratio immediately change s . this creates a common anode tricolor led brightness control. flashing is driven from the crystal oscillator when control crystal ha s been asserted; otherwise an auxiliary on - chip oscillator is used. leds are recommended to be low - side driven (using the gpios in sink mode) which is configured by setting gpiox_mode = 1. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 82 of 219 ? 2017 dialog semiconductor table 42 : gpio overview gpio alternate p ort alternate port shared resources gpi wakeup remark 0 adcin1 e_gpi0, m_gpi0, gpio0_mode x auto measure adc 1 adcin2 e_gpi1, m_gpi1, gpio1_mode regulator control x (in other modes) auto measure adc/1.2v comparator, hw control of regulator 2 adcin3 e_gpi2, m_gpi2, gpio2_mode regulator control x (in other modes) auto measure adc, hw control of regulator/ power sequencer controlled gpo 3 core_swg x power sequencer controlled ext. fet 4 core_sws x power sequencer controlled ext. fet voltage sense 5 peri_swg x power sequencer controlled ext. fet 6 peri_sws x power sequencer controlled ext. fet voltage sense 7 x power sequencer controlled gpo 8 sys_en e_gpi8, m_gpi8, gpio8_type, gpio8_wen, gpio8_mode x power sequencer controlled gpo 9 pwr_en e_gpi9, m_gpi9, gpio9_type, gpio9_wen, gpio9_mode x power sequencer controlled gpo 10 pwr1_en e_gpi10, m_gpi10, gpio10_type, gpio10_wen, gpio10_mode x high power gpo, input signal for id wait 11 x high power gpo (led flashing/pwm), power sequencer controlled gpo 12 nvdd_fault gpio12_type, gpio12_wen, gpio12_mode x vdd_mon state controlled gpo (power_good) 13 gp_fb1 gpio13_type, gpio13_mode regulator control x (in other modes) hw control of regulator 14 data e_gpi14, m_gpi14, gpio14_type, gpio14_mode x high power gpo (led flashing/pwm), reset via long assertion in parallel with gpi15, 2nd 2 - wire or dvc control interface 15 clk x high power gpo (led flashing/pwm), reset via long assertion in parallel with gpi14, 2nd 2 - wire or dvc control i nterface da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 83 of 219 ? 2017 dialog semiconductor figure 19 : gpio principal block diagram (example paths) c o m p a r a t o r g p i o _ 0 _ p i n a u t o 4 _ l o w a u t o 4 _ h i g h g p - a d c 2 x t r u e ( s a m e l i m i t ) g p i o _ 0 _ m o d e : d e b o u n c e o n / o f f d e b o u n c e g p i 1 5 u a g p - a d c _ s e q a d c i n 4 _ i _ e n g p - a d c _ s e q o r i n t e r r u p t m a s k : m _ g p i _ 0 r i s i n g o r f a l l i n g e d g e g p i o _ 0 _ t y p e : a c t i v e h i g h / l o w g p i _ 0 s t a t u s r e g i s t e r . . . o r . . . a n d g p i o _ 0 _ w e n : o n / o f f w a k e - u p n i r q e _ g p i _ 0 e v e n t r e g i s t e r r e s e t e v e n t r e g i s t e r w r i t e 1 0 0 k g p i o _ 0 _ t y p e : v d d i o s e l e c t i o n v d d i o 1 v d d i o 2 1 2 0 k g p o ( o p e n d r a i n ) g p o ( p u s h - p u l l ) a d c i n 4 g p i o _ 0 _ t y p e : v d d i o s e l e c t i o n g p o _ 0 _ m o d e : 0 o r 1 g p i o _ 1 3 _ p i n g p i i n t e r r u p t m a s k : m _ g p i _ 1 3 r i s i n g o r f a l l i n g e d g e g p i o _ 1 3 _ t y p e : a c t i v e h i g h / l o w g p i _ 1 3 s t a t u s r e g i s t e r a n d g p i o _ 1 3 _ w e n : o n / o f f e _ g p i _ 1 3 e v e n t r e g i s t e r r e s e t e v e n t r e g i s t e r w r i t e v d d i o 1 v d d i o 2 g p o ( p u s h - p u l l ) g p _ f b 1 g p i o _ 1 3 _ t y p e : v d d i o s e l e c t i o n g p o _ 1 3 _ m o d e 0 o r 1 . . . . . . v d d i o 1 v d d i o 2 s t a t u s o f g p _ f b 1 : r i s i n g a n d f a l l i n g e d g e g p i _ 1 3 r e g u l a t o r c o n f i g u r e n o r n o r n o r x o r g p i o 0 _ p u p d g p i o 0 _ p u p d 1 0 0 k g p i o 1 3 _ p u p d n o r e g u l a t o r h w c o n t r o l r e g u l a t o r h w c o n t r o l g p i o _ 1 3 _ t y p e : a c t i v e h i g h / l o w g p i o _ 1 3 _ m o d e : d e b o u n c e o n / o f f d e b o u n c e v d d i o 2 g p i o 1 3 _ p u p d g p i o _ 1 3 _ t y p e : v d d i o s e l e c t i o n g p i o _ 1 3 _ t y p e : v d d i o s e l e c t i o n x x x x _ e n v d d i o 1 1 2 0 k v d d i o 2 v d d i o 1 da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 84 of 219 ? 2017 dialog semiconductor 6.8 control interfaces the da9063 is register controlled by the host software. the da9063 offers two independent serial control interfaces to access these registers ( figure 20 ). the communication via the main power manager interface is sel ected via control if_type during the initial otp read to be either a 2 - or 4 - wire connection (i 2 c respective spi compliant). the alternate interface is a fixed 2 - wire bus. data is shifted into or out from da9063 under the control of the host processor that also provides the serial clock. the interfaces are usually only configured once from otp values, which are loaded during the initial start - up. the interface configuration can be changed by the host. however, ca re must be taken that changes are not made while the interface is active. if enabled, if_reset force s a reset of all control interfaces when port nshutdown is asserted. 6.8.1 power manager interface (4 - and 2 - wire control bus ) this is the dedicated power contro l interface from the primary host processor. in 4 - wire mode , the interface uses a chip - select line (ncs/nss), a clock line (sk), a data input (si) , and a data output line (so). 6.8.1.1 4 - wire communication in 4 - wire mode , the da9063 register map is split into f our pages with each page containing up to 128 registers. the register at address zero on each page is used as a page control register. the default active page after reset includes registers 0x01 to 0x7f. writing to the page control register changes the act ive page for all subsequent read/write operations unless an automatic return to page 0 was selected by asserting control revert. unless revert was asserted after modifying the active page it is recommended to read back the page control register to ensure t hat future data exchange access es the intended registers. the 4 - wire interface features a half - duplex operation (data can be transmitted and received within a single 16 - bit frame) with an enhanced clock speed (up to 14 mhz). it operates at the provided ho st clock frequencies. figure 20 : schematic of 4 - and 2 - wire power manager bus a transmission begins when initiated by the host. reading and writing is accomplished using an 8 - bit command, which is sent by the host prior to the e xchanged 8 - bit data. the byte from the host begins shifting in on the si pin under the control of the serial clock sk provided from the host. the first 7 bits specify the register address (0x01 to 0x7f) to be written or read by the host. the register addre ss is automatically decoded after receiving the seventh address bit. the command word ends with a r/w bit which , together with the control bit r/w_pol, specifies the direction of the next data exchange. during register writing, the host continues sending out data during the following 8 sk clocks. for reading, the host stops transmitting and the 8 - bit register is clocked out of the da9063 during the consecutive 8 sk clocks of the frame. ad dress and data are transmitted msb first. the polarity (active state) of ncs is defined by control bit ncs_pol. ncs resets the interface when inactive and it must be released between successive cycles. the so output from da9063 is normally in a high - imp edance state and active only during the second half of read cycles. a pull - up or pull - down resistor may be needed on the so line if a floating logic signal can cause unintended current consumption inside other circuits. p m i c ( s l a v e ) h o s t p r o c e s s o r s k s o s i n c s / n s s n c s / n s s s i s k s o n c s / n s s v d d i o v d d i o v d d i o s l a v e d e v i c e s i s k s o n c s / n s s v d d i o 4 - w i r e i n t e r f a c e h o s t p r o c e s s o r p m i c p e r i p h e r a l d e v i c e s i s k p e r i p h e r a l d e v i c e s d a s c l s c l s d a v d d i o v d d i o 2 - w i r e i n t e r f a c e da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 85 of 219 ? 2017 dialog semiconductor table 43 : 4 - wire clock configurations cpol clock polarity cpha clock phase output d ata is u pdated at sk e dge input d ata is r egistered at sk e dge 0 (idle low) 0 falling rising 0 (idle low) 1 rising falling 1 (idle high) 0 rising falling 1 (idle high) 1 falling rising the da9063 4 - wire interface offers two further configuration bits. clock polarity (cpol) and clock phase (cpha). cpol determines whether sk idles high (cpol = 1) or low (cpol = 0). cpha determines on which sk edge , data is shifted in and out. wit h cpol = 0 and cpha = 0, the da9063 latches data on the sk rising edge. if cpha = 1, the data is latched on the sk falling edge. the cpol and cpha states allow four different combinations of clock polarity and phase; each setting is incompatible with the other three. the host and da9063 must be set to the same cpol and cpha states to communicate with each other. figure 21 : 4 - wire host write and read timing (ncs_ pol = 0, cpol = 0, cpha = 0) a 0 a 6 a 5 a 4 a 3 a 2 a 1 r / w n d 0 d 6 d 5 d 4 d 3 d 2 d 1 d 7 n c s s k s i s o 4 - w i r e w r i t e a 0 a 6 a 5 a 4 a 3 a 2 a 1 r / w n n c s s k s i s o 4 - w i r e r e a d d 0 d 6 d 5 d 4 d 3 d 2 d 1 d 7 l a t c h d a t a h i - z da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 86 of 219 ? 2017 dialog semiconductor figure 22 : 4 - wire host write and read timing (ncs_ pol = 0, cpol = 0, cpha = 1) figure 23 : 4 - wire host write and read timing (ncs_ pol = 0, cpol = 1, cpha = 0) a 0 a 6 a 5 a 4 a 3 a 2 a 1 r / w n d 0 d 6 d 5 d 4 d 3 d 2 d 1 d 7 n c s s k s i s o 4 - w i r e w r i t e a 0 a 6 a 5 a 4 a 3 a 2 a 1 r / w n n c s s k s i s o 4 - w i r e r e a d d 0 d 6 d 5 d 4 d 3 d 2 d 1 d 7 l a t c h d a t a h i - z a 0 a 6 a 5 a 4 a 3 a 2 a 1 r / w n d 0 d 6 d 5 d 4 d 3 d 2 d 1 d 7 n c s s k s i s o 4 - w i r e w r i t e a 0 a 6 a 5 a 4 a 3 a 2 a 1 r / w n n c s s k s i s o 4 - w i r e r e a d d 0 d 6 d 5 d 4 d 3 d 2 d 1 d 7 l a t c h d a t a h i - z da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 87 of 219 ? 2017 dialog semiconductor figure 24 : 4 - wire host write and read timing (ncs_ pol = 0, cpol = 1, cpha = 1) table 44 : 4 - wire interface summary parameter description signal lines ncs chip select si serial input data master out, slave in so serial output data master in, slave out sk transmission clock interface push - pull with tri - state supply voltage selected from vdd_io1 / vdd_io2 1.6 to 3.3 v data rate effective read/write data up to 7 mbps transmission half - duplex msb first 16 - bit cycles 7 - bit address, 1 - bit read/write, 8 - bit data configuration cpol clock polarity cpha clock phase ncs_pol ncs active - low / - high a 0 a 6 a 5 a 4 a 3 a 2 a 1 r / w n d 0 d 6 d 5 d 4 d 3 d 2 d 1 d 7 n c s s k s i s o 4 - w i r e w r i t e a 0 a 6 a 5 a 4 a 3 a 2 a 1 r / w n n c s s k s i s o 4 - w i r e r e a d d 0 d 6 d 5 d 4 d 3 d 2 d 1 d 7 l a t c h d a t a h i - z da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 88 of 219 ? 2017 dialog semiconductor 6.8.1.2 2 - wire communication with control if_type = 1 , the da9063 power manager interface is configured for 2 - wire serial data exchange. it has a configurable device address if_base_addr (default read address: 0xb0, write address 0xb1). for details of configurable addresses , see control if_base_addr in section a.4.2 . in 2 - wire mode, sk is the clock (clk) and si is data (data). the 2 - wire interface is open - drain, supporting multiple devices on a single line. the bus lines must be pulled high by external pull - up resistors (2 k ? to 20 k?). the attached devices only drive the bus lines low by connecting them to ground. as a result, two devices cannot conflict if they drive the bus simultaneously. in standard/fast mode, the highest frequency of the bus is 400 khz. the exact frequency can be determined by the application and does not have any relation to the da9063 internal clock signals. the da9063 follow s the host clock speed within the described limitations and does not initiate any clock arbitration or slow down. control twowire_to enables an automatic interface reset that is triggered when the clock signal ceases to toggle for >35 ms (compatible with smbus t timeout ). the interface supports operation compatible with standard, fast, fast - plus and high speed modes of the i 2 c - bus specification rev 03 (um10204_3). bus clear, in the case of the data signal being stuck low, is achieved after receiving 9 clock pulses. operation in high speed mode at 3.4 mhz requires a m inimum interface supply voltage of 1.8 v and a mode change in order to enable spike suppression and slope control characteristics compatible with the i 2 c - bus specification. the high speed mode can be enabled on a transfer - by - transfer basis by sending the m aster code (0000 1xxx) at the beginning of the transfer. the da9063 does not make use of clock stretching and delivers read data without additional delay up to 3.4 mhz. alternatively, the interface can be configured to continuously use high speed mode vi a pm_if_hsm, so that the master code is not required at the beginning of every transfer. this reduces communication overhead on the bus, but limits the attachable slaves to the bus to compatible devices. communication on the 2 - wire bus always takes place b etween two devices, one acting as the master and the other as the slave. the da9063 only operates as a slave. opposite to the 4 - wire mode , the 2 - wire interface has direct access to two pages of the da9063 register map (up to 256 addresses). the registe r at address zero on each page is used as a page control register (with the 2 - wire bus ignoring the lsb of control reg_page). writing to the page control register changes the active page for all subsequent read/write operations unless an automatic return t o page 0 was selected by asserting control revert. unless revert was asserted after modifying the active page, a read - back of the page control register is recommended to ensure that future data exchange is accessing the intended registers. in 2 - wire operat ion, the da9063 offers an alternative method to access register pages 2 and 3. these pages can be accessed directly by incrementing the device address by one (default read address 0xb2; write address 0xb3). this removes the need to write to the page regi ster before access to pages 2 and 3, thus reducing the traffic on the 2 - wire bus. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 89 of 219 ? 2017 dialog semiconductor 6.8.1.3 details of the 2 - wire control bus protocol all data is transmitted across the 2 - wire bus in groups of 8 bits. to send a bit, the si line is driven at the intended state wh ile the sk is low (a low on si indicates a zero bit). once the si has settled, the sk line is brought high and then low. this pulse on sk clocks the si bit into the receivers shift register , see figure 25 . a two byte serial protocol is used containing one byte for address and one byte data. data and address transfer is msb transmitted first for both read and write operations. transmission begins with the start condition from the master while the bus is idle. it is initiated by a high - to - low transition on the si line while the sk is in the high state (a stop condition is indicated by a low - to - high transition on the si line while the sk is in the high st ate). figure 25 : timing of 2 - wire start and stop condition the 2 - wire bus is monitored by the da9063 for a valid slave address when the interface is enabled. it responds immediately when it receives its own slave address. this acknowledge is done by pulling the si line low during the following clock cycle ( see the white blocks marked a in figure 27 to figure 30 ). the protocol for a register write from master to slave consists of a start condition, a slave address with read/write bit and the 8 - bit register address followed by 8 bits of data terminat ed by a stop condition (all bytes responded by da9063 with acknowledge), as illustrated in figure 26 . figure 26 : 2 - wire byte write ( si / data line) when the host reads data from a register, it first has to write access the da9063 with the target register address and then read access the da9063 with a repeated start or alternatively a second start condition. after receiving the data, the host sends not acknowledge and terminates the transmission with a stop condition ( figure 27 ). figure 27 : examples of 2 - wire byte read ( si / data line) s k / s l k s i / d a t a s s l a v e a d r r e g a d r a a d a t a a p w s = s t a r t c o n d i t i o n p = s t o p c o n d i t i o n s l a v e t o m a s t e r a = a c k n o w l e d g e ( l o w ) w = w r i t e ( l o w ) m a s t e r t o s l a v e 7 b i t s 1 b i t 8 b i t s 8 b i t s s = s t a r t c o n d i t i o n s r = r e p e a t e d s t a r t c o n d i t i o n p = s t o p c o n d i t i o n s l a v e t o m a s t e r a = a c k n o w l e d g e ( l o w ) a * = n o a c k n o w l e d g e w = w r i t e ( l o w ) m a s t e r t o s l a v e s s l a v e a d r a d a t a a * p w 7 b i t s 1 b i t 8 b i t s a r s s l a v e a d r 7 b i t s 1 b i t r e g a d r a 8 b i t s r = r e a d ( h i g h ) s s l a v e a d r a d a t a a * p w 7 b i t s 1 b i t 8 b i t s a r s r s l a v e a d r 7 b i t s 1 b i t r e g a d r a 8 b i t s p da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 90 of 219 ? 2017 dialog semiconductor consecutive (page) read mode is initiated from the master by sending an acknowledge instead of not acknowled ge after receipt of the data word. the 2 - wire control block then increments the address pointer to the next 2 - wire address and sends the data to the master. this enables an unlimited read of data bytes until the master sends a not acknowledge directly afte r the receipt of data, followed by a subsequent stop condition. if a non - existent 2 - wire address is read then the da9063 return s code zero ( figure 28 ). figure 28 : examples of 2 - wire page read ( si / data line) the slave address after the repeated start condition must be the same as the previous slave address. for enhanced data transfer efficiency , the da9063 supports two write modes: page write mode and repeated write mode. page write mode is used where the host has multiple bytes of data to be wri t ten to consecutive register addresses. it is selected by setting the write mode control to 0. for page w rite mode the master sends a device address followed by a register address then multiple data bytes. the 2 - wire interface automatically increment s the register address pointer after each data byte is received. the slave acknowledge s each received byte of d ata until the master sends the stop condition ( figure 29 ) . figure 29 : 2 - wire page write ( si / data line) repeated write mode is used where the host has multiple bytes of data to be sent to non - con secutive registers. it is selected by setting the write mode control to 1 . for repeated write mode the master sends a device address followed by multiple address - data pairs. the slave acknowledge s each received byte until the master sends the stop conditio n ( figure 30 ) . figure 30 : 2 - wire repeated write ( si / data line) s = s t a r t c o n d i t i o n s r = r e p e a t e d s t a r t c o n d i t i o n p = s t o p c o n d i t i o n s l a v e t o m a s t e r a = a c k n o w l e d g e ( l o w ) a * = n o a c k n o w l e d g e w = w r i t e ( l o w ) m a s t e r t o s l a v e s s l a v e a d r a d a t a a w 7 b i t s 1 b i t 8 b i t s a r s s l a v e a d r 7 b i t s 1 b i t r e g a d r a 8 b i t s r = r e a d ( h i g h ) s s l a v e a d r a d a t a a w 7 b i t s 1 b i t 8 b i t s a r s r s l a v e a d r 7 b i t s 1 b i t r e g a d r a 8 b i t s p d a t a a 8 b i t s d a t a a * 8 b i t s p d a t a a * 8 b i t s p s s l a v e a d r r e g a d r a a d a t a a p w s = s t a r t c o n d i t i o n p = s t o p c o n d i t i o n s l a v e t o m a s t e r a = a c k n o w l e d g e ( l o w ) w = w r i t e ( l o w ) m a s t e r t o s l a v e 7 b i t s 1 b i t 8 b i t s 8 b i t s d a t a a 8 b i t s d a t a a 8 b i t s . . . a r e p e a t e d w r i t e s s s l a v e a d r r e g a d r a a d a t a a p w s = s t a r t c o n d i t i o n p = s t o p c o n d i t i o n s l a v e t o m a s t e r a = a c k n o w l e d g e ( l o w ) w = w r i t e ( l o w ) m a s t e r t o s l a v e 7 b i t s 1 b i t 8 b i t s 8 b i t s r e g a d r a 8 b i t s d a t a a 8 b i t s . . . a r e p e a t e d w r i t e s da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 91 of 219 ? 2017 dialog semiconductor 6.8.2 high s peed 2 - wire interface the high speed hs 2 - wire interface is the alternate serial control bus . it consists of data (data line) and clk (clock line) and can be used as an independent control interface for data transactions between the da9063 and a second host processor. the da9063 high speed 2 - wire interface has a configurable 8 - bit write address (default 0xb4) and a configurable read address (default 0xb5). for details of configurable addresses see control if_base_addr in section a.4.2 the interface is enabled if hs2data was selected via configuration control gpio14_pin. the bus lines have to be pulled high by external pull - up resistors (2 k? to 20 k?). gpio14_type defines the supply rail of the interface (used for input logic levels and the internal pull - up resistors). the controls gpio15_pin and gpio15_wen are disabled when enabling the interface via gpio14_pin. when the interface receives a read or write command that incl udes a matching slave address, the da9063 can trigger the assertion of nirq and an optional wakeup event (enabled via gpio14_wen). if the nirq assertion from interface access is enabled (e_gpi14), it should be masked as long as the hs 2 - wire is in use . t his nirq cannot be cleared via the hs 2 - wire interface because every interface access trigger s a re - assertion. except for the interface device addresses and the optional wakeup , the characteristics of the hs 2 - wire interface are identical to the power man ager 2 - wire interface , see section 6.8.1 . high speed mode at 3.4 mhz can be enabled either via master code or continuously via pm_if_hsm, but it doe s not support slope control for minimum tfda specification. 6.9 voltage regulators three types of low drop - out regulators (ldos) are integrated on the da9063 : for sensitive analog rails ( for example, rf transceiver supply), the low noise regulators offer high psrr across a wide frequency range; the ldos provide an optimized psrr and noise performance with lowest quiescent current. quiescent current has been optimized for the always - on type regulators. the regulators employ dialog semiconductors smart mirror? dynamic biasing that guarantees psrr to be maintained across the full current range. quiescent current consumption is dynamically adjusted to the load, which improves efficiency at li ght load conditions. furthermore, dialog semiconductors smart mirror? technology allows the capacitor to be placed close to the load. note when placing an ldo capacitor remote ly from the da9063 , the voltage drop (= load current * parasitic pcb impedan ce) needs to be considered when configuring the ldo output voltage. table 45 : regulator control regulator type v out s teps (mv) mode output v oltage (v) supplied max. current (ma) current limit ldo / bypass (ma) v out c ontrol notes ldo1 always - on 20 0.6 to 1.86 100 200 dvc variable slew rate optional voltage tracking ldo2 standard 20 0.6 to 1.86 200 400/300 dvc variable slew rate ldo3 standard 20 bypass 0.9 to 3.44 200 400/200 dvc variable slew rate ldo4 standard 20 bypass 0.9 to 3.44 200 400 dvc variable slew rate ldo5 standard 50 0.9 to 3.6 100 200 v out programmable da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 92 of 219 ? 2017 dialog semiconductor regulator type v out s teps (mv) mode output v oltage (v) supplied max. current (ma) current limit ldo / bypass (ma) v out c ontrol notes ldo6 low noise 50 0.9 to 3.6 200 400 v out programmable ldo7 standard 50 bypass 0.9 to 3.6 200 400/300 v out programmable ldo8 standard 50 bypass 0.9 to 3.6 200 400/300 v out programmable switching vibration motor driver, common supply with ldo7 ldo9 low noise 50 0.95 to 3.6 200 400 v out programmable common supply with ldo10 ldo10 low noi se 50 0.9 to 3.6 300 400 v out programmable common supply with ldo9 ldo11 standard 50 bypass 0.9 to 3.6 300 400/300 v out programmable ldocore always - on 2.5 2% accuracy 4 v out n on - programmable internal ldo 6.9.1 regulators controlled by software the regulators can be programmed via the power manager interface. all regulators can be enabled or disabled by a write command to the enable bit ldoxx_en. each ldo has two voltage registers for output voltage a and b. the appropriate values are stored in the registers vldoxx_a and vldoxx_b. the specific output voltage is selected with the bit vldoxx_sel. changes to this control result in immediate output voltage changes on non - dvc regulators and ramped voltage transitions on dvc - enabled regulators. the output voltage can also be changed by directly re - programmi ng the voltage control register. the sequencer also uses these registers and may write to them: their contents can therefore be found to differ from previous write commands. for security reasons, the re - programming of registers that may cause damage when b eing incorrectly programmed ( for example, voltage settings) can be disabled with control v_lock. this disables write access to registers with an address higher than 0x7f. 6.9.2 regulators co ntrolled by h ardware all regulators can be enabled or disabled under hardware control using gpio1, 2 , or 13. the gpio port used is defined in register ldoxx_gpi. the output voltages can be switched by the gpio port between the a and b voltage. the specific gpio port is defined in register vldoxx_gpi. after detecting a risin g or falling edge at the gpi, the da9063 configure s the related regulators with the status of gpi1, gpi2 , or gpi13 ( the event bit e_gpi1, e_gpi2 , or e_gpi13 is automatically cleared). a parallel write access to the regulator control registers is delayed and later override s the hardware configuration. the sequencer does not affect regulators controlled via gpios. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 93 of 219 ? 2017 dialog semiconductor 6.9.3 power sequencer control of ldos th e power sequencer can control ldo1 to ldo11. the specific time slot of each ldo is defined with bit ldox_step in register bank starting at address 0x83. the sequencer enables and disables each ldo individually depending on the setting of each ldos bit ldo x_conf and ldox_auto. to limit the inrush current, it is recommended to enable a maximum of one regulator (including bucks ) per time slot. if the control otpread_en is set, the regulator control registers are reloaded from otp before leaving powerdown mode . during power - up, the sequencer always takes output voltage a (defined in register vl d oxx_a). therefore it also clears all vldoxx_sel bits. when powering down, the sequencer disables all ldos, but the ldos can be configured to remain on by setting bit ldo xx_conf. in this case the output voltage b is always selected (value programmed in register vl d oxx_b). the related bit vldoxx_sel is set by the sequencer accordingly. table 46 : ldo power sequence voltage ldo output voltage during p ower - up sequencing ldox_conf ldox_auto ldo output voltage - 1 gets enabled a 1 0 gets enabled a 0 disabled - ldo output voltage during power - down sequencing ldox_conf ldox_auto ldo output voltage 1 - remains enabled b 0 gets disabled - the bit def_supply defines the sequencer action for time s lot 0. if bit def_supply is set, all ldos configured to time slot 0 ar e enabled or disabled during power - up according to table 46 . if bit def_supply is not set, the ldos configured to time sl ot 0 are disabled. note when control bit ldoxx_sl_b is asserted, the ldo enter s a forced sleep mode with the lowest quiescent current, but with a reduced maximum output current . t he maximum current is reduced because a smaller output driver is used (a partial pass device) . asserting ldoxx_sl_a result s in the same forced sleep mode fo r an ldo when using the type a voltage register. before wakeup from powerdown mode (processing time slots from domain system), the sequencer can configure all regulators with default voltage values from otp: this allows any previously altered vldoxx_a and ldoxx_sl_a settings to be reset. entering reset mode automatically disable s all regulators except ldo1. ldo1 stays enabled when entering reset mode and can be used as an always - on supply ( staying on even when v sys drops below vdd_fault). however, ldo 1 is disabled during no - power, rtc and delivery mode s. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 94 of 219 ? 2017 dialog semiconductor 6.9.4 dynamic voltage control ldo1 to 4 include dvc : the output voltage can be programmed in 20 mv steps . if the feedback signal gp_fb1 is configured to be ready (by asserting pm_fb1_pin), this port is asserted while slewing and asserts e_dvc_rdy after all voltage and buck regulators have completed slewing. dvc voltage transitions are handled by the following registers: output voltage setting registers vldo1_a/vldo1_b to vldo4_a/vldo4_b . when writing into a selected voltage control register the output voltage is immediately ramped to the new value. when writing into the non - selected voltage register the ramping is delayed until this register is selected by toggling vldoxx_sel. the voltage selection registers vldox_sel activate a pre - configured transition to the alternate output voltage. these controls have been grouped together in registers dvc_1 and dvc_2 to be tter enable synchronized ramping of supply voltages. the dvc slew rate for all dvc - enabled regulators can be configured as 10 mv per ( 0.5, 1.0, 2.0 , or 4.0 ) s via control slew_rate. under light load conditions (< 10 ma), the slew rate is less than the pro grammed value when the output is close to the start and end of the slope this is especially the case for the fastest slew rate settings. the negative slew rate is load dependent and might be lower than the one mentioned above. 6.9.5 voltage tracking mode ldo1 ld o1 is able to follow the output voltage of buck converters buckcore1, buckcore2 , or buckpro. the specific buck converter is selected and enabled with the bits ldo1_track. the initial voltage delta between ldo1 and the dc - dc converter is captured and any vo ltage transition of the buck converter is mirrored to ldo1. r e - programming the ldo1 voltage register has no effect. although ldo1 shares the ramping speed with the buck converter, the real ldo1 output voltage is also influenced by the load current. when th e tracking mode is terminated via bit ldo1_track or the selected buck converter enters shutdown, ldo1 return s to its default output voltage ( that is, to the value set in register vldo1_b or vldo1_a). when the buck converter ramping exceeds the maximum or minimum voltage capability of ldo1, further steps below 0.6 v or above 1.86 v result in the temporary saturation of the ldo1 output voltage . the tracked buck converter should not ramp to below 0.6 v while ldo1 tracking is enabled. the minimum delta voltag e between the output of ldo1 and buckcore is achieved by connecting the output of ldo1 to port core_sws_gpio4 and enabling the internal rail switch for the output of buckcore1 (or dual - phase buckcore) through the assertion of control core_sw_int. in this c ase, the settings of the core_sw rail controller are used to configure the internal switch with the result that this channel of the rail switch controller can no longer drive external switches (gpio3 may be used as a standard gpio). the configured ldo1 out put voltage should be equal to or slightly lower than v buck when closing the switch. dvc transitions on buckcore1 (or buckcore) during this mode require ldo1_track to be programmed to 10. 6.9.6 pull - down resistor all ldos have a pull - down resistor at the output when they are disabled. the pull - down resistor can be disabled with bit ldoxx_pd_dis, and is required when ldos are used in parallel with another supply. otherwise the output is pulled to gnd. if an over - voltage occurs (ldo1 to 4: v out > 109 % of nominal v out , ldo5 to 11: v out > 106 % of nominal v out ), the voltage regulators enable an internal load to discharge the output back to its configured voltage . this can be disabled via ldoxx_pd_dis. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 95 of 219 ? 2017 dialog semiconductor 6.9.7 bypas s m ode and current limit all ldos feature a current limiti ng function. for ldos with a bypass mode (ldo3, 4, 7, 8 , and 11), an over - current is indicated with an interrupt . when at least one of these ldos reaches the current limit for more than 10 ms, an interrupt is raised to the host ( during powerdown mode a wakeup sequence is initiated) and the event bit e_ldo_lim is set. the interrupt irq can be suppressed via the mask bit m_ldo_lim. if the current limit condition persists for more than 200 ms (indicating a probable short circuit condition), the related ldo is disabled and its ldox_en bit is de - asserted. the ldo remains disabled until a new enable occurs (via hardware or software activation). the automatic shutdown of the ldo can be disabled via bit ldo_sd. the host processor can distinguish if the irq is re lated to a temporary over - current or to a permanent shutdown by polling the related bit ldox_ilim or checking ldo3_en, ldo4_en, ldo7_en, ldo8_en , and ldo11_en. if the current limit is hit for more than 10 ms but less than 200 ms, the irq is generated but the related ldo is not disabled. if the current limit is hit for more than 200 ms and the involved ldo is shut down, the ldo < x > _en bit is de - asserted. if the over - current spike has stopped before the host is able to read the xx_lim bits, the ldo that has b een in current limit cannot be evaluated. changing from ldo to bypass mode and back trigger s a change of the output voltage with some over/undershoot during the transition phase. 6.9.8 ldo su pply from buck con verter ldo1 to ldo11 can optionally be supplied fro m a buck output (vdd < 2.8 v). in this mode some specification parameters change: at vdd = 1.8 v, the dropout voltage at i max increases by 70 % for a supply voltage less than 1.8 v, the ldo dropout voltage is valid only for 1/3 of the standard i max and th e current capability decrease s with the provided supply voltage. ldo5 and ldo11 may be supplied from a rail higher than v sys /chg_wake ( for example, the output of a 5 v boost) as long as v dd < 5.5 v. 6.9.9 ldo sleep m ode for reduced i out if the required output current is < 10 % of i max , the quiescent power can be reduced by setting an ldo into sleep mode . in this mode, the output driver current capability is reduced to 10 % of i max . sleep mode can be set independently for the output voltage a and b by setting bi t ldoxx_sl_a or bit ldoxx_sl_b. during ldo sleep mode , the over - current limit of the ldos with a bypass function (ldo3, 4, 7, 8 , and 11) is reduced to 50 %. as a benefit of dialog semiconductors smart mirror? technology, sleep mode is typically not requir ed because the quiescent current taken by the regulator is automatically minimized when operating at low current demands. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 96 of 219 ? 2017 dialog semiconductor 6.9.10 vibration motor driver ldo8 provides a third mode dedicated to drive vibration motors selected via bit ldo8_mode. in this mode , the voltage regulation circuitry is disabled and no external stabilization capacitor is needed. in comparison to ldo mode, the pwm control is more efficient and allows an instant on and off for the vibrator signal. figure 31 : vibration motor driver the vibrator motor driver is a half - bridge pwm - controlled motor driver, with an automatic battery supply correction of the pwm duty cycle ( figure 31 ). the pwm base frequency can be selected by pwm_clk to be either 1.0 mhz or 2.0 mhz (resulting in a pwm repetition rate of 15.6 khz or 31.25 khz). the vibration motor speed is determined by the effective output voltage which is set via control vib_set (6 bits giving 64 programmable speeds). setting the output voltage to 0 turn s on a braking nmos transistor to stop the vibration motor immediately. the motor can also be stopped and started by a level on port nvib_brake, if enabled via bit pm_fb3_pin. the pwm duty cycle is corrected automatically before it is enabled and after each breaking period . it is also automatically corrected every 10 s when it is running for longer periods. these corrections are done via autonomous v sys measurement via the internal gpadc ( overrides control setting of auto_vsys_en). the duty cycle, d, is given by d = vib_set / v sys . note the half - bridge driver transistors have an internal current limit of approximately 400 ma 6.9.11 core regulator ldocore the ldocore is a 2.5 v supply dedicated for the internal logic of da9063 . it is used for running the state machine, gpio pins with comparators, bias, reference, gpadc , otp , and power manager registers. it is supplied from internal rail v ddref , powered from either chg_wake or v sys . when ldocore is supplied in reset mode , its output voltage is temporarily reduced to 2.2 v. in general, ldocore is an always - on supply (remaining enabled during reset mode ), but for lowest dissipation power ldocore can also be disa bled when progressing towards rtc or delivery mode . v s u p p w m g n d v l d o 8 v i b r a t o r m o t o r b r a k e da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 97 of 219 ? 2017 dialog semiconductor 6.10 dc / dc buck converters da9063 includes six dc/dc buck converters with dvc . figure 32 : dc - dc buck converter the converters are high efficiency synchronous step - down regulators, operating at a high frequency (3 mhz), supplying individual output voltages with 3 % accuracy. the default output voltage is loaded from otp and can be set in 10 mv steps. to limit in - rush current from v sys , the buck converters perform a soft - start for up to 3 ms, when enabled via control soft_start . d uring this 3 ms period , the output current of the buck is limited. the dvc controller allows the following features: the buck converter output voltage is programmable over the power manager bus in 10 mv steps . if the feedback port gp_fb1 is configured as ready, this port is asserted while slewing and asserts e_dvc_rdy after all voltage and buck regulators have stopped slewing. output voltages below 0.7 v are only supported in pulse frequency modulation (pfm) mode. during a voltage reduction below 0.7 v, the slew rate control ends at 0.7 v and the buck mode is automatically changed to pfm mode. the dvc control is handled by the following registers: output voltage setting register vbxxxx_a/vbxxxx_b. when writing to the voltage control register that is in u se by an enabled buck , the output immediately ramp s to the new setting. when writing to the voltage control register that is not in use, the ramping is delayed until this register is selected by toggling vbxxxx_sel. the voltage register selection vbxxxx_se l. this activate s a pre - configured transition to the alternate output voltage . these controls are grouped into registers dvc_1 and dvc_2 to better enable synchronized ramping of supply voltages. the dvc slew rate is programmable as at 10 mv per ( 4, 2, 1 , or 0.5 ) s via control slew_rate. during pfm mode, the negative slew rate is load - dependent and might be lower than the programmed rate. the supply current during pwm (synchronous) operation is in the order of 3.5 ma (quiescent current and charge/discharge current) and drops to <1 a in shutdown. switching frequency is chosen to be high enough (3 mhz) to allow the use of a small 1.0 h inductor. the operating mode of the buck converter is selected via the buck control register bits b da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 98 of 219 ? 2017 dialog semiconductor the switching converters can be enabled/disabled/configured via the power manager and hs 2 - wire interface. writing to bxxxx_en/vbxxxx_sel unconditionally configure s the regulator to the selected mode (enabled/disabled). reading bxxxx_en/vbxxxx_sel provide s the actual state, which may differ from a previous write (in th e case where the regulator state is changed from gpio or power sequencer control). all buck s can be controlled with an id from the power sequencer. if enabled in def_supply, supplies can be configured to default settings when the sequencer passes slot 0. to limit the inrush current, it is recommended to select individual regulators (including ldos) only with xxxx_def settings. when powering up, the power sequencer clears vbxxxx_sel for a buck when it has an id pointing to the time slot being processed. th is forces the regulator to ramp the output voltage to the value programmed inside the related register vbxxxx_a. when powering down ( for example, to powerdown mode), sequencer - controlled supplies are usually disabled but can be configured to remain on by s etting bxxxx_conf. in the latter case, the sequencer set s vbxxxx_sel so that the regulator output voltage is ramped to the value programmed inside the related register vbxxxx_b. disabled buck s can switch off their pull - down resistor , see section 6.9.5 . before wakeup from powerdown mode (processing time slots from domain system), the sequencer can configure the buck s with default voltage values from otp and reset any changed vbxxxx_a settings. all buck converters provide an optional hardware enable/disable via gpio1, 2 , and 13. a regulator that has to be enabled/disabled from a gpi port selects this feature via its control bxxxx_gpi. a change of the o utput voltage from the state of a gpi is enabled via control vbxxxx_gpi. after detecting a rising or falling edge at the gpi, the da9063 configure s the enabled regulators with the status of gpi1, gpi2 , or gpi13 (the event bit e_gpi1, e_gpi2 or e_gpi13 is automatically cleared). a parallel write access to the regulator control registers is delayed and later override s the hw configuration. the sequencer does not change regulator settings enabled for gpi control. powering down to reset mode automatically dis able s all buck converters. when the output of a buck converter is combined with a parallel low power ldo, its pull - down resistor needs to be disabled via bxxxx_pd_dis. otherwise its output is discharged to gnd when being disabled. to allow dvc transitions under load, the buck current limit should be configured at least 40% higher than the required maximum continuous output current. see table 47 as a gu ide to determining this limit. table 47 : selection of buck current limit from coil parameters min. isat (ma) frequency (mhz) buck current li mit (ma) max . output curr ent (ma) 3800 3 3400 2400 3100 3 2800 2000 2400 3 2100 1500 1700 3 1700 1200 to ensure correct regulation, the buck converters require the supply voltage to be 0.7 v higher than the output voltage. as this is not always possible at higher output voltage settings, the converters buckmem, buckio , and buckperi provi de a follower mode where the electrical characteristics of the dc - dc converter no longer apply, but instead the pmos output driver is fully - on and the output voltage simply follow s the dropping input voltage. t here will be a voltage drop between the buck v dd supply and the output which results from the on - resistance of the buck pmos driver and the coil, with the voltage drop magnitude being depending on load current. b uck s running in follower mode will temporarily stop switching and by that process will gen erate pwm mode 3 mhz sub - harmonics. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 99 of 219 ? 2017 dialog semiconductor 6.10.1 buckcore1, buckcore2 , and buckpro buckcore1, buckcore2 , and buckpro include a full - current (previously overdrive) mode , individually enabled via control bcore1_od, bcore2_od , and bpro_od. in full - current mode : the maximum current capability is 2500 ma the selected current limits are automatically doubled the quiescent current increases due to the increased switching losses for full - current mode , the application requires two 47 f output capacitors and an appropriate inductor that can sustain higher currents without heating up or suffer ing from inductance degradation. buckcore1 and 2 can also be merged as a dual - phase buckcore with up to 5000 ma maximum output current. if enabled in otp via bcore_merge, the register c ontrols of buckcore2 (except bcore2_pd_dis) are automatically disabled and the output from both coils must be routed together. the feedback signal for both phases is taken from the sense node switch matrix of buckcore1 ( the vbuckcore2 pin may be left float ing if the internal pull - down resistor is enabled by setting bcore2_pd_dis = 0). with bcore1_fb programmed in otp to 0b000, a differential remote sensing at the point - of - load can be enabled, using vbuckcore2 as a gnd sense port. in this mode , the buckcore output capacitor voltage has to be routed to port core_sws or gp_fb_2 (selected via control merge_sense). depending on the settings of bcore1_od, the dual - phase buck provide s a maximum 2500 ma or 5000 ma, requiring two or four 47 f output capacitors, resp ectively. buckcore2 always runs on the inverted clock (anti - phase) of buckcore1. the switching node output of both phases must be connected symmetrically on the pcb (with matched routing inductances and resistances). figure 33 : buckcore1 and buckcore2 in dual - phase remote sense mode 1 h b u c k c o r e 1 v s y s v b u c k _ c o r e 1 1 h 1 x 2 2 / 4 7 f b u c k c o r e 2 v s y s v b u c k _ c o r e 2 g p _ f b 2 o r c o r e _ s w s z t z t 3 x 2 2 / 4 7 f l o a d z t = r e s i s t a n c e o f p c b t r a c e s da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 1 00 of 219 ? 2017 dialog semiconductor 6.10.2 buckpro in ddr memory bus termination mode if enabled via bpro_vtt_en, buckpro offers an alternative mode to provide vtt bus termination for ddr memory. in this mode, its output voltage tracks 50 % of the vddq sense port voltage ( figure 34 ). in this mode , buckpro must be set to sync mode either by the host or by otp configuration. if enabled via b pro_vttr_en, a second vttr output provides the same voltage for a ddr vttr reference rail, buffered with 10 ma source/sink capability ( requires 0.1 f stabilization capacitor). with bpro_vttr_en being asserted in combination with bpro_vtt_en released, th e da9063 provides a vttr reference buffer with buckpro running in a normal output voltage control mode. if memory termination is not required (bpro_vttr_en = 0), port vddq provides the state of event e_gpi2 and port vttr provides the state of the 1.2 v c omparator . figure 34 : buckpro memory bus termination mode 6.10.3 buckmem and buckio in merged mode the converter buckmem can be merged with buckio via control buck_merge to form a single dc - dc converter with a maximum output current of 3000 ma ( figure 35 ). the routing of the switcher output pins to the common inductor must be symmetrical. the vbuckio feedback pin may be left floating in merged mode if its internal pull - down resistor is enabled by setting bio_pd_dis = 0. the inductor (1.0 h) and the output capacitor have to be selected according to the increased output current c onfiguration controls of buckio are disabled by asserting the bit buck_ merge; the selected current limits of buckmem are automatically doubled. figure 35 : buckmem merged with buckio v t t r v d d q + - b u c k p r o v t t = v b u c k p r o s w b u c k p r o v s y s v s s v b u c k m e m s w b u c k m e m 4 0 u f s w b u c k i o s y m m e t r i c a l w i r i n g r e q u i r e d da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 101 of 219 ? 2017 dialog semiconductor 6.11 buck rail switches buckcore and buckperi offer a gate driver for an external nmos that allows an output rail shutdown and re - enable independent ly from the state of the buck ( figure 36 ). if a switch is open, the associated pin is discharged to vss by a pull - down resistor. all switch outputs require 100 nf decoupling. all switches provide a soft - start in the form of a slew - rate limit which can be programmed via control switch_sr. the input surge current is therefore linearly proportional to the capac itance connected to the output of the switch. when the switch is closed, the buck can be configured by control bxxx_fb to select the switch output signal as a voltage sense node (instead of the buck output voltage) to compensate for losses in the switch. otherwise, bxxx_ fb should be programmed as 0b001 ( setting 0b000 is invalid). where a buck does not require a rail switch, it can be routed to the output of another buck . in this case , the feedback control should be programmed to 0b001. the feedback of the buck using both switches may be programmed to be taken from the output of core_sw (core_sws) or the output of peri_sw (peri_sws), or even from a mix of both (averaged). when a switch is opened, its signal is automatically disconnected from the feedback pat h. when all switches selected for the feedback signal mix are open, the buck automatically switches the feedback back to its output. before any of the rail switches can be closed, a charge pump must be enabled via control cp_en. depending on the setting o f cp_en_mode, it may be automatically disabled when all buck rail switches are opened. during charge pump automatic mode, closing the first switch is delayed until the charge pump has stabilized its output voltage (< 700 s). the state of each switch is co ntrolled via its control xxx_sw_en. these bits can be modified by a register write or via gpi1, 2 , or 13 if enabled by register switch_cont. alternatively, they can be controlled from the power sequencer by programming controls xxx_sw_step into the intende d time slot (which closes the switches on power - up and opens the switches on power - down). by asserting xxx_sw_conf, the sequencer can be forced to leave the switch closed when powering down. if a buck rail switch is not required, its ports can instead be used as a gpio (selected via gpioxx_type). additional rail switches are available by using ldos 3, 4, 7, 8 , and 11 in bypass mode. figure 36 : buck rail switches c p vddco re cp_e n core_s ws peri_s ws peri_s wg core_s wg vbuckco re vbuckpe ri to buck sense matrix to buck sense matrix peri_sw_ en core_sw_ en da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 102 of 219 ? 2017 dialog semiconductor 6.12 backup battery charger/ rtc supply rail generator the backup battery charger provides a constant charge current with a programmable top - up charging voltage for charging of lithium - manganese coin cell batteries and super capacitors. charging current is programmable via bchg_iset from 100 to 1000 a (in 100 a steps) and from 1 ma to 6 ma (in 1 ma steps). end - of - charge termination voltage is pr ogrammable in 100 mv /200 mv steps from 1. 1 v to 3.1 v. the backup battery charger is enabled by setting bchg_vset and bchg_iset to a non - zero value. when enabled, the charger aim s to maintain the backup battery at its target voltage. the backup battery cha rger can be temporarily disabled in powerdown mode via control bit bbat_dis and it switches off automatically during a por. the backup battery charger includes reverse current protection and can also be used as an ultra - low quiescent always - on supply for l ow voltage/power rails ( may stay on during reset mode ). the backup battery rail follower provides the internal supply voltage vddrtc for the 32 khz oscillator and rtc digital whenever being powered from v ddref ( v ddref > 2.4 v) or from a backup battery (vbbat > 2.0 v), depending on the following conditions: if only the backup battery is applied ( for example, in case of a deep discharged or removed main battery) the switch automatically connect s the rtc block to the backup battery. if both the system rail v ddref and the backup battery are present, the rtc block is powered by the higher of these two voltage sources. this implementation allows for maximum utilization of the energy left in the main battery, thus extending the life of t he lower capacity backup battery. a seamless transition is achieved by the vddrtc follower by generating a replica of the backup battery voltage from v ddref (min. 1.45 v). to limit the oscillation while switching between vbbat and the internal replica vol tage, the backup battery switch has a built - in hysteresis of 75 mv. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 103 of 219 ? 2017 dialog semiconductor 6.13 general purpose adc 6.13.1 adc o verview the analog to digital converter (adc) uses a sample and hold successive approximation switched capacitor architecture. it is supplied from vddcore (2.5 v ). configured via control adc_mode, it can be used either in high - speed mode with measurement sequences repeated every 1 ms or in economy mode with sequences repeated every 10 ms. 6.13.2 adc i nput mux the da9063 provides an adc with 10 - bit resolution and track and hold circuitry combined with an analog input multiplexer ( figure 37 ). the analog input multiplexer allows conversion of up to nine different inputs. the track and hold circuit ensures stable input voltages at the input of the adc during the conversion. the adc is used to measure the following inputs: channel 0: vsys_res C measurement of the system vdd (2.5 to 5.5 v) channel 1: adcin1_res C high impedance input (0 to 2.5 v) channel 2: adcin2_res C high impedance input (0 to 2.5 v) channel 3: adcin3_res C high impedance input (0 to 2.5 v) channel 4: t j C measurement of internal temper ature sensor channel 5: vbbat C measurement of the backup battery voltage (0 to 5.0 v) channel 8: mon_a8_res C group 1 internal regulators voltage (0 to 5.0 v) channel 9: mon_a9_res C group 2 internal regulators voltage (0 to 5.0 v) channel 10: mon_a10_r es C group 3 internal regulators voltage (0 to 5.0 v) figure 37 : adc block diagram the mux selects from and isolates the nine inputs, and presents the channel to be measured to the adc input. when selected, an input amplifier on the v sys channel subtracts the vddcore reference voltage and scales the signal to the correct value for the adc. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 104 of 219 ? 2017 dialog semiconductor 6.13.3 manual conversion m ode manual measurements by the adc are initiated by an adc_man bit register write. the adc powers up, one conversion is done on the channel specified by adc_mux and the 10 - bit result is stored in the adc_res_h and adc_res_l registers. after the conversion is completed, the adc powers down again, adc_man bit is reset and an irq event flag is set (e_adc_rdy). the generation o f this irq can be masked by the irq mask m_adc_rdy. 6.13.4 automatic measurements scheduler the automatic measurement scheduler allows monitoring of the system voltage v sys , the auxiliary channels adcin1 to 3 and the output voltage supervision of embedded regulators. the results are automatically compared with upper and low er thresholds set by power manager registers to give an nirq event if a measurement is outside these levels. all measurements are handled by the scheduler system detailed below. the sched uler performs a sequence of 10 slots continually repeated according to the configured mode. a slot requires 100 s. the pattern of measurements over the 10 slots depends upon the enabled automatic measurements. additional manual measurement opportunities a re available in slots where automatic measurements have been disabled by control bits in adc_cont. automatic measurements only store the eight msbs of the adc measurement. figure 38 shows ( with typical configurations ) how the different measurements are scheduled. figure 38 : adc sequence da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 105 of 219 ? 2017 dialog semiconductor 6.13.4.1 a0: v sys vo ltage nirq measurement m ode v sys is measured, stored in vsys_res and compared with the vsys_mon threshold. if the result of the comparison is different to its previous state (being either lower or higher) for three consecutive readings, an e_vdd_mon event is generated. glitches of a dura tion less than three consecutive measurements do not update the state; events are triggered at rising and falling edges of the state signal . this multiple reading debounces the v sys voltage before issuing an nirq. after the nirq assertion, the automatic me asurement of channel v sys is paused for reading. the host must clear the associated event flag to re - enable the supervision of v sys . the event - causing value is kept in the result register. if selected via gpio12_pin, the debounced comparator state can be i ndicated via the gpo12 port, representing a power good signal that can be used, for example, to trigger boot activities on external ics. if no action is taken to restore the v sys voltage ( that is, discharging of the battery continues), the host may conside r switching off optional always - on blocks ( for example, backup battery) to save energy later on. v sys measurements are enabled via control auto_vsys_en. figure 39 : v sys monitor persistence behavior da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 106 of 219 ? 2017 dialog semiconductor 6.13.4.2 a1, a2, a3: automatic measu rement and high/low threshold warning nirq mo de the automatic measurement result of channel adc_in1 is stored in the adcin1_res register. if a reading of a1 is less than auto1_low or greater than auto1_high, then the event flag e_gpi0 is set. if nirq is asserted, the automatic measurement of channel adc_in1 is paused until the host has cleared the associated event flag ( the event - causing value is kept in the result register). the assertion of nirq can be masked by irq mask m_gpi0, which also disable s the pausing of automatic measurements. if debouncing is selected via adcin1_deb the event is only asserted if two consecutive measurements override the same threshold. the automatic measurement is enabled by register auto_ad1_en. in addition, it is possible to use adcin_1 with a 1 a to 40 a current source that allows automatic measurement of a resistor value (programmed via adcin1_cur). the current source is enabled by ad1_isrc_en. during automatic measurements the enabled current source is dynamically switch ed off at the end of the conversion and switched on one slot prior to the next adcin_1 measurement (to enable minimum current consumption, and allow any external capacitance voltage to settle); otherwise its status is static. a similar functionality is ava ilable at adc_in2 and adc_in3. adc_in2 provides notification to the processor via a fixed voltage comparator (also available when adc is powered down) but the adcin2 current source is static (no dynamic switch - off at the end of automatic conversion). the i nput selection switch of adc_in2 provides an enhanced isolation (80 db typ.) between the externally - connected circuit and the internal adc block ( for example, allowing the dc supervision of noise sensitive audio lines). figure 40 : a1 , a2 , a3 persistence behavior da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 107 of 219 ? 2017 dialog semiconductor 6.13.4.3 a8, a9, a10: automatic regulator monitor with under - or over - voltage shutdown da9063 provides the capability to monitor the output voltage of internal regulators. in case of a catastrophic failure, the related regulat or is disabled. this feature is enabled using control mon_mode. each internal regulator is assigned to a gpadc input channel and can be individually enabled for monitoring via controls bcore1_mon_en to ldo11_mon_en. for example, if adc channel a8 is connec ted to an enabled regulator and it is also enabled for monitoring, the adc automatically measure s the regulator output voltage every 1 ms (10 ms in adc economy mode). simultaneously, two relative thresholds are calculated from the regulator nominal output voltage (supporting dvc). if the regulator is out of range, the voltage measurement is stored inside mon_a8_res, the regulator id is recorded inside the index mon_a8_idx and the event flag e_reg_uvov is set. to secure a stable output voltage, the monitorin g is delayed after regulators are switched on and when changing their voltage level to a new target ( that is, during dvc slewing, after writing into the active regulator voltage register, or when the active voltage control register is changing between vxxx_a and vxxx_b). this delay is programmable using control uvov_delay. if debouncing is selected via mon_deb, an event is only created if two consecutive measurements exceed the same threshold. the feature is also available for channels a9 and a10. table 48 : assignment of regulators for voltage monitoring adc channel regulator enable a8 buckcore1 buckcore2 buckpro ldo3 ldo4 ldo11 bcore1_mon_en bcore2_mon_en bpro_mon_en ldo3_mon_en ldo4_mon_en ldo11_mon_en a9 buckio buckmem buckperi ldo1 ldo2 ldo5 bio_mon_en bmem_mon_en bperi_mon_en ldo1_mon_en ldo2_mon_en ldo5_mon_en a10 ldo6 ldo7 ldo8 ldo9 ldo10 ldo6_mon_en ldo7_mon_en ldo8_mon_en ldo9_mon_en ldo10_mon_en if more than one regulator is assigned to a8, a9 , or a10, the regulator measurements are sequentially multiplexed on this channel (elongates the measurement period of 1 ms or 10 ms by each additional assigned regulator). in the case of an e_reg_uvov event, the regulator monitoring continues and shuts down rails facing catastrophic failure ( voltage and idx controls contain information for determining the cause of the most recently detec ted under - or over - voltage ). when clearing e_reg_uvov via a host write, the related regulator index controls are reset. in the unlikely case in which several regulators from a sequenced adc channel have triggered an under - or over - voltage condition before the host was able to read the related controls, all monitored supplies may be checked for their actual state (enabled or shutdown) to detect if further supplies have also been shut down in addition to the one captured by the index control. the assertion o f nirq can be masked by irq mask m_reg_uvov. with a masked nirq from regulator supervision, the setting of mon_res determines whether an out - of - range detection disables the related regulator or triggers the assertion of port nreset. in the latter case, nre set is asserted for 1 ms and continues to be asserted until the regulator returns to being in range ( regulators that are not enabled but are selected for monitoring do not trigger the assertion of nreset). with a masked nirq, gp_fb2 can be configured to fl ag pwr_ok, indicating that all monitored regulator voltages are in - range. selecting disabled regulators for monitoring suppress es the assertion of pwr_ok. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 108 of 219 ? 2017 dialog semiconductor the regulator monitor unit provides alternative modes selected via mon_mode. in measurement - only mode , the event flag e_reg_uvov is set for every automatic measurement result being available on either a8, a9 , or a10 (with a maximum of one regulator per channel being enabled for measurements). when enabled, an auto - measurement on a8, a9 , or a10 allow s the host to get its actual output voltage from registers mon_a8_res to mon_a10_res. when multiple adc channels are enabled for automatic regulator voltage measurements , the burst measurement mode may reduce the control interface traffic and number of nirq assertions. when the adc time slot of a10 has finished , the event flag e_reg_uvov is set (independent of a10 being enabled for auto - measurements). the host can then rea d the measurement results stored inside mon_a8_res - mon_a10_res as a block. during measurement modes , there are no threshold comparisons or regulator shutdowns. if the nirq line was asserted, automatic measurements on channels a8 (a9 and a10) are paused u ntil the host has cleared the associated event flag ( the event - causing value is kept in the result registers). during measurement modes, e_reg_uvov is cleared by writing the read value into register event_b. to sequentially measure other regulators on adc input channels a8, a9 , and a10, the host has to set the monitor enable for the next measurement slot to the required regulator before clearing the event. the assertion of nirq can be masked by irq mask m_reg_uvov, which also disables the pausing of automat ic measurements. for further information about voltage monitoring, please see da9063 voltage monitoring [2] . note voltage monitoring function cann ot be used for any ldo in b ypass mode. 6.13.4.4 a4 and a5: manual measurement t j and v bbat the 10 - bit result of manual measurements is stored in the registers adc_res_l and adc_res_h. channel 4 ( t j ) is used to measure the output of the internal temperature sensor ( generated from a proportional to absolute temperature (ptat) current using a bandgap reference circuit ) . the adc measurement result and the t_offset value can be used by the host to calculate the internal junction temperature, defined by the following for mula: t j [c] = - 0.398 * (adc - t_offset) + 330 channel 5 can be used to measure the voltage of the backup battery. manual measurements on a8 to a10 are possible, but require disabling the automatic measurements on these channels and also ensuring that only one regulator is connected to each of these adc channels. note t he t_offset value is stored in the t_offset register at address 0x104 during manufacture . 6.13.5 fixed threshold comparator a comparator with a threshold of 1.2 v is connected to the input of adc channel 2. the comparator is asserted when the input voltage exceeds or drops below 1.2 v for at least 10 ms (debouncing). after being enabled via comp1v2_en, the status flag comp1v2 indicates the actual state and a maskable interrupt request e_comp1v 2 is generated at the falling and rising edge state transitions. the comparator may be disabled via comp1v2_en when auto - measurements with high resolution are executed on adcin2. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 109 of 219 ? 2017 dialog semiconductor 6.14 real time clock the rtc circuit maintains the real time clock and alarm fu nctions. the variable rtc supply voltage, vddrtc, is derived from vbbat. generally, the rtc block is powered from v ddref , but with rtc_en asserted , the da9063 enter s a special low - power rtc mode under the following conditions: unconditionally, when the vbbat (the backup battery supply) is the only available voltage source in the system ( no external charger or main battery). da9063 enters rtc mode automatically since all the other supply domains are down ( v ddref < vpor_lower). i f the rtc_mode_pd control bit is set (from otp or host) and the power sequencer reaches slot 0 during a power transition from active to powerdown mode . the above condition disables ldocore and powers down all blocks (that are unrelated to the rtc circuit operation). similar to the above case, the device goes in to rtc mode if rtc_mode_sd control bit is set (from otp or host) and the main pm control logic reaches reset mode in the presence of a v sys fault. the following c onditions (edge sensitive) that re - enable the da9063 s full control logic (terminating rtc mode ): v ddref rising to > 2.6 v (unconditionally) there is no dedicated event bit. a start - up with por asserted but no asserted e_wake, e_nonkey, e_tick , or e_alarm event bit indicates main battery insertion. depending on the v sys rise timing and final level, an e_vdd_warn or e_vdd_mon wakeup event may be triggered which, if not masked via m_vdd_warn and m_vdd_mon in otp, will cause an application power - up , even when auto_boot is cleared in otp. external charger insertion via chg_wake in the presence of a valid v ddref supply ( v ddref > 2.6 v) assertion of nonkey in the presence of a valid v ddref supply ( v ddref > 2.6 v) alarm/tick event when there is a valid v ddref supply ( v ddref > 2.6 v; alarm event is otherwise stored in case this condition later becomes true) the above assertions from nonkey or chg_wake must remain until ldocore is able to leave the por state, otherwise the da9063 relapse s back into rtc m ode . 6.14.1 32 k o scillator the clock oscillator circuit is used to drive the rtc . it works with an external piezoelectric oscillator crystal at 32.768 khz and is enabled via control crystal . if enabled, the da9063 bias es the crystal when leaving delivery or no - power mode , which start s up the oscillator. by asserting rtc_en, the crystal remain s biased (the rtc continue s to run). note when the 32 k hz oscillator is disabled, an external oscillator signal may be applied to port xout (the signal is forwarded phase - inverted). in order to achieve the desired crystal frequency, an external capacitor (10 pf to 20 pf, depending on the parasitic capacitance of the board) should be connected to ground from each of the crystal pins. the start - up time of the oscillator is typically 0.5 s to 1 s. the xtal pins should be grounded when the crystal is not mounted and when not being driven by an external oscillator signal. the 32 khz clock signal is available at the out_32k port and the buffer can be enabled/disabled from the ho st via control en_32kout. the 32 khz signal can also be made available at gp_fb3 (enabled via control pm_fb3_pin). da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 110 of 219 ? 2017 dialog semiconductor 6.14.1.1 first power - up sequencing after enable of 32 khz os cillator (id en32k_step) when the oscillator is enabled (when asserting control crystal, or when leaving delivery or no - power mode with crystal already asserted), out_clock determines whether the clock provision at out_32k (gp_fb3) is gated by a timer . this enables the clock output only when the oscillator signal has become stable. the contro l rtc_clock provides a similar gating function prior to the clock signal being fed into the internal rtc counter. the stabilization timer (configured via stabilisation_time) can either be started immediately or be configured to wait until the clocks duty cycle is within the range 30 - 70% ( selected via delay_mode). when powering up before the stabilization timer has expired, id en32k_step force s the sequencer to wait for timer expiry, which allows a correlation of the 32 khz signal being provided to outputs with other power up actions following the enable of the 32 khz oscillator. when reaching id en32k_step with out_clock being released, the gating of the 32 khz signal is terminated immediately. id en32k_step is not processed by the sequencer powering - down, nor during consecutive sequencing powering - up. 6.14.1.2 other power - up and - down seq uencing (id pd_dis_step) if the power sequence does not contain the sequencer id en32k_step, the control out_32k_pause from id pd_dis_step can be used to control the dedicated cloc k output port out_32k in relation to other sequencer actions when powering up and down. the same is true for any sequencing following the first signal provision to port out_32k in case the power sequence contains id en32k_step. clearing control crystal ena bles the provision of the 32 khz signal from an external clock source connected to the xout pin , see table 49 . the provision of external clock signals is not timing controlled and the sequencer id en_32k immediately progress es in this case. the crystal input pins can withstand leakage currents corresponding to connected resistances at least as low as 10 m?, connected between the pin and any signal level between v ddref and gnd. table 49 : 32 kh z oscillator modes power mode conditions v ddref vbbat vddcore rtc_en crystal rtc clock out_32k no - power no operation, supplies < ~2v 0 0 0 x x - - delivery no operation, though powered 0 1 0 0 x - - 1 x 0 note 1 0 x - - rtc only rtc and alarm operating from external clock 1 x 0 note 1 1 0 ext - x 1 only rtc and alarm operating from internal crystal oscillator 1 x 0 note 1 1 1 osc - x 1 da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 111 of 219 ? 2017 dialog semiconductor power mode conditions v ddref vbbat vddcore rtc_en crystal rtc clock out_32k active half - current operation, rtc and a larm off using external clock 1 x 1 note 2 0 0 - ext half - current operation, rtc and a larm on using external clock 1 x 1 note 3 1 0 ext ext half - current operation, rtc and a larm off using internal crystal oscillator 1 x 1 note 2 0 1 - osc note 4 half - current operation , rtc and a larm on using internal crystal oscillator 1 x 1 note 3 1 1 osc osc note 1 requires noff or nshutdown to be asserted during v ddref rising, or a power - down transition from active mode with rtc_mode_pd or rtc_mode_sd being enabled note 2 triggered from nonkey pr ess, assertion of chg_wake or v ddref rising towards > 2.6 v note 3 triggered from nonkey press, assertion of chg_wake, alarm/tick event or v ddref rising towards > 2.6 v note 4 rtc_en = 0 causes an initially unstable clock signal when entering half - current mode the time keeping error from the frequency variance of crystal oscillators (typ. 20 ppm) can be trimmed individually during the application end test via the otp - programmable register trim_cldr by 242 ppm with a resolution of 1.9 ppm ( 1 /[ 32768 * 16 ] ). more advanced solutions can dynamically correct even the temperature related oscillator frequency drift (> 100 ppm) using a periodic temperature measurement located close to the crystal. the timekeeping correction is applied only to the rtc calendar cou nter. because of potential clock jitter issues, the 32 khz clock signal at the out_32k pin provides the original frequency of the crystal. 6.14.2 rtc c ounter and a larm the rtc counter counts the number of 32 khz clock periods, providing a sec, min, hrs, day , month , and year output. year 0 corresponds to 2000. it is able to count up to 63 years. the value of the rtc calendar is read - /write - able via the power manager communication. a read of count_s (seconds) latches the current rtc calendar count into the regi sters count_s through to count_y (coherent for approx. 0.5 s), so to obtain an updated calendar value requires a read of count_s. registers are only valid when rtc_read status bit is asserted ( assertion may take several milliseconds from leaving por). ther e is an alarm register containing min, hrs, day, month, and year. when the rtc counter register value corresponds to the value set in the alarm, an irq event is triggered and a wakeup is triggered if the da9063 is in powerdown mode . the trigger also set s a bit in an event register to notify that an alarm has occurred. the alarm can alternatively be asserted from a periodic tick signal that, depending on control tick_type, is either asserted every second or minute. note after modifying tick_type or tic k_wake , a write to register alarm_y is required to activate the new settings. the power manager controls , alarm_on and tick_on , enable/disable the alarm and tick. the power manager register bit monitor is set to 0 each time the rtc is powered up. softwar e should set this bit to 1 when setting the time and date which allow s software to detect a subsequent loss of the clock. values written into the rtc calendar and alarm registers must be valid for the associated units of calendar time, for example less tha n 60 for second and minute registers , see register description for further details. the rtc registers second_a to second_d define a 32 - bit seconds counter (approx. 136 years) that can only be reset after powering up from no - power mode . a read of second_a (seconds counter lsbs) latches the full 32 - bit counter into the registers second_a to second_d (coherent da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 112 of 219 ? 2017 dialog semiconductor for approx. 0.5 s), so that receiving an updated counter value requires a read of second_a. after monitor has been set, any host w rite to crystal and rtc_en is prohibited to ensure that the second_a to second_d counters are never stopped. 6.15 adjustable frequency internal oscillator an internal oscillator provides a nominal 6.0 mhz clock that is divided down to 3.0 mhz for the buck conve rters. it is divided down to 2.0 mhz to control the digital core, timers, pwm units, charge pump and adc. the frequency of the internal oscillator is adjusted during the initial start - up sequence of the da9063 to within 5% of the nominal 6.0 mhz. it can be adjusted further within 10% via register control osc_frq. the tolerance of this frequency affect s most absolute timer values and pwm repetition rates ( for example, led and vibrator mode drivers) of the da9063 . 6.16 reference voltage generation: vref , vln ref the da9063 includes a temperature - independent voltage reference circuit which is derived from an internal band - gap reference and otp - trimmed buffer amplifier. the output voltage on vref is trimmed to 1.2 v and the reference is decoupled by an externa l capacitor on the vref pin. a lower voltage instance of vref is provided at vlnref (0.9 v) and used for the ldos. these pins must not be loaded. the iref pin provides the internally used accurate current bias and requires an external 200 k? precision resi stor. 6.17 thermal supervision the application must ensure that the da9063 junction temperature does not exceed 125 c. to protect the da9063 from damage due to excessive power dissipation, the internal temperature is continuously monitored. whenever the ju nction temperature is higher than temp_warn = 125 c, an e_temp event is asserted and an irq is generated for the host. if this occurs during powerdown mode , a wakeup is triggered. the host may then check the exact junction temperature by a manual measurement on gpadc channel 4. an 8 - bit otp register (t_offset) can be used to store its offset at a known temperature ( for example 50 c) to improve the absolute accuracy, which should th en be 7 c of the measured silicon die junction temperature. this t_offset can be used by the host to calculate the absolute die temperature. the absolute die junction temperature can be calculated by the host using the result from the adc channel 4 measurement result and the t_offset trim values. when the junction temperature exceeds 125 c, it is recommended to shut down optional functions of the application allowing the da9063 to cool. when the junction temperature increases further, exceeding te mp_crit = 140 c, the fault flag temp_crit is asserted in the fault_log register and the da9063 immediately shut s down to reset mode . the fault condition remain s as long as the junction temperature is higher than temp_warn. the temp_crit flag can be eval uated by the application after the next power up. whenever the junction temperature exceeds temp_por = 150 c, a por to the digital core is immediately asserted and this stop s all functions of the da9063 except for the rtc. this is necessary to prevent t he possibility of permanent device damage. 6.18 main system rail voltage supervision the supervision of the system supply v sys is performed by two comparators. one monitors the under - voltage level vdd_fault_lower (fault condition indicator); the other, vdd_faul t_upper, indicates a good (valid) battery/external supply. the high - to - low transition of the vdd_fault_upper signal is also used as a low system supply warning indicator, informing the host via event e_vdd_warn (or the assertion of port nvddfault) that the system rail may soon drop below the under - voltage threshold. the vdd_fault_lower threshold is otp - configurable and can be set via the vdd_fault_adj control bits from 2.5 v to 3.25 v in steps of 50 mv. the vdd_fault_upper level is also otp - configurable and can be set via the vdd_hyst_adj from 100 to 450 mv higher than the programmed vdd_fault_lower threshold. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 113 of 219 ? 2017 dialog semiconductor 7 register map this section provides an overview of the registers. a description of each register is provided in appendix a . (hex) 00 p a ge_con revert write_m ode reserved reserved reserved 00 01 sta tus_a reserved reserved reserved reserved com p 1v2 dvc_b usy wa ke nonkey 02 sta tus_b gp i7 gp i6 gp i5 gp i4 gp i3 gp i2 gp i1 gp i0 03 sta tus_c gp i15 gp i14 gp i13 gp i12 gp i11 gp i10 gp i9 gp i8 04 sta tus_d ldo11_lim ldo8_lim ldo7_lim ldo4_lim ldo3_lim reserved reserved reserved 05 fa ult_log wa it_shut nshutdown key_reset tem p _crit vdd_sta rt vdd_fa ult p or twd_error 06 event_a events_d events_c events_b e_seq_rdy e_a dc_rdy e_tick e_a la rm e_nonkey 07 event_b e_vdd_wa rn e_vdd_m on e_dvc_rdy e_reg_uvov e_ldo_lim e_com p _1v2 e_tem p e_wa ke 08 event_c e_gp i7 e_gp i6 e_gp i5 e_gp i4 e_gp i3 e_gp i2 e_gp i1 e_gp i0 09 event_d e_gp i15 e_gp i14 e_gp i13 e_gp i12 e_gp i11 e_gp i10 e_gp i9 e_gp i8 0a irq_m a sk_a r e s e rv e d r e s e rv e d r e s e rv e d m _ s e q _ r d y m _ a d c _ r d y m _ t ic k m _ a la r m m _ no n ke y 0b irq_m a sk_b m _ v d d _ wa r n m _ v d d _ m o n m _ d v c _ r d y m _ r e g _ uv o v m _ ld o _ lim m _ c o m p _ 1v 2 m _ t e m p m _ wa ke 0c irq_m a sk_c m _ g p i7 m _ g p i6 m _ g p i5 m _ g p i4 m _ g p i3 m _ g p i2 m _ g p i1 m _ g p i0 0d irq_m a sk_d m _ g p i15 m _ g p i14 m _ g p i13 m _ g p i12 m _ g p i11 m _ g p i10 m _ g p i9 m _ g p i8 0e control_a c p _ e n m _p ower1_en m _p ower_en m _system _en s t a n d b y p o we r 1_ e n p o we r _ e n s y s t e m _ e n 0f control_b b uc k_ s lo ws t a r t r e s e rv e d r e s e rv e d no n ke y _ lo c k nr e s _ m o d e r e s e t _ b lin kin g wa t c h d o g _ d is c h g _ s e l 10 control_c d e f _ s up p ly o t p r e a d _ e n a ut o _ b o o t 11 control_d 12 control_e v _ lo c k p m _ f b 3 _ p in p m _ f b 2 _ p in p m _ f b 1_ p in e c o _ m o d e r t c _ e n r t c _ m o d e _ s d r t c _ m o d e _ p d 13 control_f reserved reserved reserved reserved reserved wa ke_up shutdown wa tchdog 14 p d_dis p m c o n t _ d is o ut 3 2 k_ p a us e b b a t _ d is r e s e rv e d h s 2 if _ d is p m if _ d is g p a d c _ p a us e g p i_ d is 14 15 gp io0-1 g p io 1_ we n g p io 1_ t y p e g p io 0 _ we n g p io 0 _ t y p e 16 gp io2-3 g p io 3 _ we n g p io 3 _ t y p e g p io 2 _ we n g p io 2 _ t y p e 17 gp io4-5 g p io 5 _ we n g p io 5 _ t y p e g p io 4 _ we n g p io 4 _ t y p e 18 gp io6-7 g p io 7 _ we n g p io 7 _ t y p e g p io 6 _ we n g p io 6 _ t y p e 19 gp io8-9 g p io 9 _ we n g p io 9 _ t y p e g p io 8 _ we n g p io 8 _ t y p e 1a gp io10-11 g p io 11_ we n g p io 11_ t y p e g p io 10 _ we n g p io 10 _ t y p e 1b gp io12-13 g p io 13 _ we n g p io 13 _ t y p e g p io 12 _ we n g p io 12 _ t y p e 1c gp io14-15 g p io 15 _ we n g p io 15 _ t y p e g p io 14 _ we n g p io 14 _ t y p e 1d gp io_m ode0-7 g p io 7 _ m o d e g p io 6 _ m o d e g p io 5 _ m o d e g p io 4 _ m o d e g p io 3 _ m o d e g p io 2 _ m o d e g p io 1_ m o d e g p io 0 _ m o d e 1e gp io_m ode8-15 g p io 15 _ m o d e g p io 14 _ m o d e g p io 13 _ m o d e g p io 12 _ m o d e g p io 11_ m o d e g p io 10 _ m o d e g p io 9 _ m o d e g p io 8 _ m o d e 1f switch_cont c p _ e n _ m o d e c o r e _ s w_ in t 1f 20 b core2_cont r e s e rv e d reserved b c o r e 2 _ c o n f b core2_en 21 b core1_cont c o r e _ s w_ c o n f core_sw_en b c o r e 1_ c o n f b core1_en 22 b p ro_cont r e s e rv e d reserved b p r o _ c o n f b p ro_en 23 b m em _cont r e s e rv e d reserved b m e m _ c o n f b m em _en 24 b io_cont r e s e rv e d reserved b io _ c o n f b io_en 25 b p eri_cont p e r i_ s w_ c o n f p eri_sw_en b p e r i_ c o n f b p eri_en 26 ldo1_cont ld o 1_ c o n f reserved ld o 1_ p d _ d is ldo1_en 27 ldo2_cont ld o 2 _ c o n f reserved ld o 2 _ p d _ d is ldo2_en 28 ldo3_cont ld o 3 _ c o n f reserved ld o 3 _ p d _ d is ldo3_en 29 ldo4_cont ld o 4 _ c o n f reserved ld o 4 _ p d _ d is ldo4_en 2a ldo5_cont ld o 5 _ c o n f vldo5_sel ld o 5 _ p d _ d is ldo5_en 2b ldo6_cont ld o 6 _ c o n f vldo6_sel ld o 6 _ p d _ d is ldo6_en 2c ldo7_cont ld o 7 _ c o n f vldo7_sel ld o 7 _ p d _ d is ldo7_en 2d ldo8_cont ld o 8 _ c o n f vldo8_sel ld o 8 _ p d _ d is ldo8_en 2e ldo9_cont ld o 9 _ c o n f vldo9_sel ld o 9 _ p d _ d is ldo9_en 2f ldo10_cont ld o 10 _ c o n f vldo10_sel ld o 10 _ p d _ d is ldo10_en 30 ldo11_cont ld o 11_ c o n f vldo11_sel ld o 11_ p d _ d is ldo11_en 31 vib r e s e rv e d r e s e rv e d 32 dvc_1 vldo3_sel vldo2_sel vldo1_sel vb p eri_sel vb m em _sel vb p ro_sel vb core2_sel vb core1_sel 33 dvc_2 vldo4_sel reserved reserved reserved reserved reserved reserved vb io_sel 33 34 a dc_m a n r e s e rv e d r e s e rv e d a d c _ m o d e a dc_m a n 35 a dc_cont c o m p 1v 2 _ e n a d 3 _ is r c _ e n a d 2 _ is r c _ e n a d 1_ is r c _ e n a ut o _ a d 3 _ e n a ut o _ a d 2 _ e n a ut o _ a d 1_ e n a ut o _ v s y s _ e n 36 vsys_m on 37 a dc_res_l reserved reserved reserved reserved reserved reserved 38 a dc_res_h 39 vsys_res 3a a dcin1_res 3b a dcin2_res 3c a dcin3_res 3d m on1_res 3e m on2_res 3f m on3_res 3f 40 count_s rtc_rea d reserved 41 count_m i reserved reserved 42 count_h reserved reserved reserved 43 count_d reserved reserved reserved 44 count_m o reserved reserved reserved reserved 45 count_y reserved m onitor 46 a la rm _s 47 a la rm _m i reserved reserved 48 a la rm _h reserved reserved reserved 49 a la rm _d reserved reserved reserved 4a a la rm _m o reserved reserved tick_wa ke tick_typ e 4b a la rm _y tick_on a la rm _on 4c second_a 4d second_b 4e second_c 4f second_d count_m in a la rm _m in count_da y a la rm _hour count_sec count_hour seconds_c a dc_res_lsb count_yea r count_m onth a la rm _da y a la rm _m onth s le w_ r a t e v b c o r e 2 _ g p i v b c o r e 1_ g p i g p io 14 _ p in v ld o 4 _ g p i v ld o 2 _ g p i b c o r e 1_ g p i b io _ g p i g p io 12 _ p in g p io 1_ p in page 0 system control and event registers (sysmon) b lin k_ f r q g p io 7 _ p in g p io 2 _ p in g p io 4 _ p in t wd s c a le b lin k_ d ur reg_p a ge g p io 6 _ p in ld o 1_ g p i b p e r i_ g p i g p io 1_ p in g p io 3 _ p in b p r o _ g p i g p io 10 _ p in s wit c h _ s r g p io 13 _ p in g p io 0 _ p in g p io 11_ p in b c o r e 2 _ g p i g p io 15 _ p in g p io 15 _ p in c o r e _ s w_ g p i v b p r o _ g p i v b m e m _ g p i regulator control registers (reg) ld o 2 _ g p i b m e m _ g p i ld o 3 _ g p i v ld o 3 _ g p i d e b o un c in g p e r i_ s w_ g p i g p io 9 _ p in g p io 8 _ p in g p io 5 _ p in v ld o 1_ g p i rtc calendar and alarm registers (rtc) ld o 4 _ g p i a dcin3_res m on3_res ld o 10 _ g p i ld o 10 _ g p i a dcin1_res v ib _ s e t seconds_a seconds_d a d c _ m ux a d c _ m ux m on1_res m on2_res vsys_res seconds_b a la rm _yea r v s y s _ m o n a dc_res_m sb v ld o 5 _ g p i ld o 8 _ g p i v ld o 6 _ g p i v ld o 7 _ g p i ld o 6 _ g p i ld o 7 _ g p i ld o 5 _ g p i v ld o 8 _ g p i v ld o 11_ g p i ld o 11_ g p i ld o 9 _ g p i v ld o 10 _ g p i a dcin2_res v ld o 9 _ g p i gp-adc control registers (gpadc) v b p e r i_ g p i v b io _ g p i gpio control registers (gpio) a la rm _typ e a la rm _sec da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 114 of 219 ? 2017 dialog semiconductor 80 p a ge_con revert write_m ode reserved reserved reserved 80 81 seq 82 seq_tim er 83 id_2_1 84 id_4_3 85 id_6_5 86 id_8_7 87 id_10_9 88 id_12_11 89 id_14_13 8a id_16_15 8b id_18_17 8c id_20_19 8d id_22_21 8e id_24_23 8f id_26_25 90 id_28_27 91 id_30_29 92 id_32_31 93 reserved 94 reserved 95 seq_a 96 seq_b 97 wa it t im e _ o ut wa it _ m o d e wa it _ t im e 98 en_32k o ut _ 3 2 k_ e n r t c _ c lo c k o ut _ c lo c k d e la y _ m o d e c r y s t a l 99 reset 99 9a b uck_ilim _a 9b b uck_ilim _b 9c b uck_ilim _c 9d b core2_conf b c o r e 2 _ p d _ d is r e s e rv e d r e s e rv e d 9e b core1_conf b c o r e 1_ p d _ d is r e s e rv e d r e s e rv e d 9f b p ro_conf b p r o _ p d _ d is b p r o _ v t t _ e n b p r o _ v t t r _ e n a0 b io_conf b io _ p d _ d is r e s e rv e d r e s e rv e d a1 b m em _conf b m e m _ p d _ d is r e s e rv e d r e s e rv e d a2 b p eri_conf b p e r i_ p d _ d is r e s e rv e d r e s e rv e d a3 vb core2_a b c o r e 2 _ s l_ a a4 vb core1_a b c o r e 1_ s l_ a a5 vb p ro_a b c p r o _ s l_ a a6 vb m em _a b m e m _ s l_ a a7 vb io_a b io _ s l_ a a8 vb p eri_a b p e r i_ s l_ a a9 vldo1_a ld o 1_ s l_ a r e s e rv e d aa vldo2_a ld o 2 _ s l_ a r e s e rv e d ab vldo3_a ld o 3 _ s l_ a ac vldo4_a ld o 4 _ s l_ a ad vldo5_a ld o 5 _ s l_ a r e s e rv e d ae vldo6_a ld o 6 _ s l_ a r e s e rv e d af vldo7_a ld o 7 _ s l_ a r e s e rv e d b0 vldo8_a ld o 8 _ s l_ a r e s e rv e d b1 vldo9_a ld o 9 _ s l_ a r e s e rv e d b2 vldo10_a ld o 10 _ s l_ a r e s e rv e d b3 vldo11_a ld o 11_ s l_ a r e s e rv e d b4 vb core2_b b c o r e 2 _ s l_ b b5 vb core1_b b c o r e 1_ s l_ b b6 vb p ro_b b c p r o _ s l_ b b7 vb m em _b b m e m _ s l_ b b8 vb io_b b io _ s l_ b b9 vb p eri_b b p e r i_ s l_ b ba vldo1_b ld o 1_ s l_ b r e s e rv e d bb vldo2_b ld o 2 _ s l_ b r e s e rv e d bc vldo3_b ld o 3 _ s l_ b bd vldo4_b ld o 4 _ s l_ b be vldo5_b ld o 5 _ s l_ b r e s e rv e d bf vldo6_b ld o 6 _ s l_ b r e s e rv e d c0 vldo7_b ld o 7 _ s l_ b r e s e rv e d c1 vldo8_b ld o 8 _ s l_ b r e s e rv e d c2 vldo9_b ld o 9 _ s l_ b r e s e rv e d c3 vldo10_b ld o 10 _ s l_ b r e s e rv e d c4 vldo11_b ld o 11_ s l_ b r e s e rv e d c4 c5 b b a t_cont c5 c6 gp o11_led g p o 11_ d im c7 gp o14_led g p o 14 _ d im c8 gp o15_led g p o 15 _ d im c8 c9 a dc_cont a d c in 3 _ d e b a d c in 2 _ d e b a d c in 1_ d e b a d c in 3 _ c ur ca a uto1_high cb a uto1_low cc a uto2_high cd a uto2_low ce a uto3_high cf a uto3_low b c h g _ is e t a ut o 1_ h ig h v ld o 11_ b g p o 14 _ p wm a d c in 1_ c ur a d c in 1_ c ur gp-adc threshold registers (gpadc) g p o 15 _ p wm g p o 15 _ p wm a d c in 1_ c ur seq_p ointer v ld o 2 _ b v b io _ b a ut o 2 _ h ig h v ld o 5 _ a nxt_seq_sta rt a ut o 1_ lo w b c h g _ v s e t v b c o r e 2 _ b v ld o 7 _ b v b p e r i_ b ld o 7 _ s t e p v ld o 8 _ b v b m e m _ a v b p e r i_ a s y s t e m _ e n d g p _ r is e 1_ s t e p r e s e rv e d e n 3 2 k_ s t e p wa it _ s t e p g p _ f a ll4 _ s t e p g p _ r is e 4 _ s t e p g p _ r is e 2 _ s t e p r e s e rv e d ld o 4 _ s t e p v ld o 8 _ a v ld o 6 _ b g p _ r is e 5 _ s t e p ld o 3 _ s t e p b uc kc o r e 1_ s t e p b uc kc o r e 2 _ s t e p s y s t e m _ e n d ld o 6 _ s t e p b uc kp e r i_ s t e p ld o 8 _ s t e p b uc kio _ s t e p b uc kp r o _ s t e p p d _ d is _ s t e p s e q _ t im e s e q _ d um m y a ut o 2 _ lo w a ut o 3 _ h ig h v ld o 3 _ a v b c o r e 2 _ a b p r o _ m o d e p o we r _ e n d s t a b ilis a t io n _ t im e wa it _ t im e ld o 1_ s t e p b uc km e m _ s t e p g p _ f a ll2 _ s t e p g p _ f a ll1_ s t e p ld o 10 _ s t e p ld o 11_ s t e p r e s e rv e d p a r t _ d o wn wa it _ d ir b c o r e 1_ m o d e v ld o 4 _ b g p o 11_ p wm v ld o 9 _ b r e s e t _ e v e n t v ld o 10 _ a m a x _ c o un t v ld o 7 _ a v b p r o _ a b c o r e 2 _ m o d e r e s e t _ t im e r v b c o r e 1_ a v ld o 4 _ a b c o r e 2 _ ilim v ld o 1_ a b c o r e 1_ ilim v ld o 1_ b v ld o 5 _ b v ld o 6 _ a v ld o 3 _ b page 1 r e s e rv e d a ut o 3 _ lo w g p _ f a ll3 _ s t e p g p _ f a ll5 _ s t e p g p _ r is e 3 _ s t e p ld o 9 _ s t e p p e r i_ s w_ s t e p c o r e _ s w_ s t e p ld o 2 _ s t e p ld o 5 _ s t e p sequencer control registers (seq) v ld o 9 _ a b p e r i_ ilim b io _ ilim b m e m _ ilim v b p r o _ b b p r o _ ilim v b c o r e 1_ b v ld o 10 _ b v b io _ a v ld o 2 _ a reg_p a ge regulator setting registers (reg) b p r o _ f b b c o r e 2 _ f b b c o r e 1_ f b b io _ m o d e b io _ f b v ld o 11_ a b m e m _ m o d e b p e r i_ m o d e b m e m _ f b b p e r i_ f b v b m e m _ b backup battery charger control registers (bbat) gpio pwm (led) da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 115 of 219 ? 2017 dialog semiconductor most register bits are reset to defaults (zero in most cases) when powering up from reset m ode . an exceptions is for example fault_log that is not loaded from otp. register fields shown in bold are loaded from otp. 100 p a ge_con revert write_m ode reserved reserved reserved 100 101 otp _cont g p _ wr it e _ d is o t p _ c o n f _ lo c k o t p _ a p p s _ lo c k o t p _ g p _ lo c k p c_done otp _a p p s_rd otp _gp _rd otp _tim 102 otp _a ddr 103 otp _da ta 04f 104 t_offset 105 interfa ce r / w_ p o l c p h a c p o l nc s _ p o l 106 config_a if _ t y p e p m _ if _ h s m p m _ if _ f m p p m _ if _ v ir q _ t y p e p m _ o _ t y p e p m _ o _ v p m _ i_ v 107 config_b c h g _ c lk_ m o d e 108 config_c b p e r i_ c lk_ in v b io _ c lk_ in v b m e m _ c lk_ in v b p r o _ c lk_ in v b c o r e 1_ c lk_ in v b uc k_ d is c h g 109 config_d g p _ f b 3 _ t y p e g p _ f b 2 _ t y p e f o r c e _ r e s e t h s _ if _ h s m h s _ if _ f m p s y s t e m _ e n _ r d nir q _ m o d e g p i_ v 10a config_e p e r i_ s w_ a ut o c o r e _ s w_ a ut o b p e r i_ a ut o b io _ a ut o b m e m _ a ut o b p p r o _ a ut o b c o r e 2 _ a ut o b c o r e 1_ a ut o 10b config_f ld o 11_ b y p ld o 8 _ b y p ld o 7 _ b y p ld o 4 _ b y p ld o 3 _ b y p ld o 11_ a ut o ld o 10 _ a ut o ld o 9 _ a ut o 10c config_g ld o 8 _ a ut o ld o 7 _ a ut o ld o 6 _ a ut o ld o 5 _ a ut o ld o 4 _ a ut o ld o 3 _ a ut o ld o 2 _ a ut o ld o 1_ a ut o 10d config_h b uc k_ m e r g e b c o r e 1_ o d b c o r e 2 _ o d b p r o _ o d b c o r e _ m e r g e m e r g e _ s e n s e ld o 8 _ m o d e p wm _ c lk 10e config_i ld o _ s d in t _ s d _ m o d e h o s t _ s d _ m o d e ke y _ s d _ m o d e g p i14 _ 15 _ s d no n ke y _ s d 10f config_j if _ r e s e t if _ t o 110 config_k g p i7 _ p up d g p i6 _ p up d g p i5 _ p up d g p i4 _ p up d g p i3 _ p up d g p io 2 _ p up d g p io 1_ p up d g p io 0 _ p up d 111 config_l g p io 15 _ p up d g p io 14 _ p up d g p io 13 _ p up d g p io 12 _ p up d g p io 11_ p up d g p io 10 _ p up d g p io 9 _ p up d g p io 8 _ p up d 112 config_m r e s e rv e d r e s e rv e d r e s e rv e d r e s e rv e d r e s e rv e d r e s e rv e d 113 config_n r e s e rv e d r e s e rv e d r e s e rv e d r e s e rv e d r e s e rv e d r e s e rv e d r e s e rv e d r e s e rv e d 114 m on_reg_1 m o n _ d e b m o n _ r e s 115 m on_reg_2 ld o 8 _ m o n _ e n ld o 7 _ m o n _ e n ld o 6 _ m o n _ e n ld o 5 _ m o n _ e n ld o 4 _ m o n _ e n ld o 3 _ m o n _ e n ld o 2 _ m o n _ e n ld o 1_ m o n _ e n 116 m on_reg_3 r e s e rv e d r e s e rv e d r e s e rv e d r e s e rv e d r e s e rv e d ld o 11_ m o n _ e n ld o 10 _ m o n _ e n ld o 9 _ m o n _ e n 117 m on_reg_4 r e s e rv e d r e s e rv e d b p e r i_ m o n _ e n b m e m _ m o n _ e n b io _ m o n _ e n b p r o _ m o n _ e n b c o r e 2 _ m o n _ e n b c o r e 1_ m o n _ e n 118 reserved reserved reserved reserved reserved reserved reserved reserved reserved 119 reserved reserved reserved reserved reserved reserved reserved reserved reserved 11a reserved reserved reserved reserved reserved reserved reserved reserved reserved 11b reserved reserved reserved reserved reserved reserved reserved reserved reserved 11c reserved reserved reserved reserved reserved reserved reserved reserved reserved 11d reserved reserved reserved reserved reserved reserved reserved reserved reserved 11e m on_reg_5 reserved reserved 11f m on_reg_6 reserved reserved reserved reserved reserved 11e trim _cldr 11e 11f gp _id_0 120 gp _id_1 121 gp _id_2 122 gp _id_3 123 gp _id_4 124 gp _id_5 125 gp _id_6 126 gp _id_7 127 gp _id_8 128 gp _id_9 129 gp _id_10 12a gp _id_11 12b gp _id_12 12c gp _id_13 12d gp _id_14 12e gp _id_15 12f gp _id_16 130 gp _id_17 131 gp _id_18 132 gp _id_19 132 133 reserved reserved reserved reserved reserved reserved reserved reserved reserved 134 reserved reserved reserved reserved reserved reserved reserved reserved reserved 135 reserved reserved reserved reserved reserved reserved reserved reserved reserved 136 reserved reserved reserved reserved reserved reserved reserved reserved reserved 137 reserved reserved reserved reserved reserved reserved reserved reserved reserved 138 reserved reserved reserved reserved reserved reserved reserved reserved reserved 139 reserved reserved reserved reserved reserved reserved reserved reserved reserved 13a reserved reserved reserved reserved reserved reserved reserved reserved reserved 13b reserved reserved reserved reserved reserved reserved reserved reserved reserved 13c reserved reserved reserved reserved reserved reserved reserved reserved reserved 13d m isc_sup p reserved reserved reserved reserved reserved reserved crysta l_ok otp _clk_on no n ke y _ p in ld o 1_ t r a c k o s c _ f r e q otp _da ta g p _ 18 g p _ 12 g p _ 14 g p _ 10 g p _ 11 ke y _ d e la y m o n _ t h r e s g p _ 15 g p _ 17 g p _ 2 m ona 10_idx m ona 8_idx g p _ 4 g p _ 3 g p _ 6 if _ b a s e _ a d d r t _ o f f s e t reg_p a ge v d d _ f a ult _ a d j v d d _ h y s t _ a d j g p _ 16 g p _ 13 g p _ 7 m ona 9_idx r e s e t _ d ur a t io n uv o v _ d e la y m o n _ m o d e g p _ 5 s h ut _ d e la y g p _ 8 g p _ 1 g p _ 19 debug registers (deb) otp (otp) general purpose registers (gp) g p _ 9 g p _ 0 customer trim and configuration registers (apps) t r im _ c ld r otp _a ddr page 2 180 p a ge_con revert write_m ode reserved reserved reserved 180 181 device_id 182 variant_id 183 customer_id 184 config_id v r c c us t _ id m rc c o n f ig _ r e v reg_p a ge dev_id page 3 chip id, trim and production test (prod) da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 116 of 219 ? 2017 dialog semiconductor 8 application information the following recommended components are examples selected from requirements of a typical application. t he electrical characteristics ( for example, supported voltage/current range) have to be cross - checked and component types may need to be adapted from the individual needs of the target circuitry. 8.1 capacitor selection ceramic capacitors are used as bypass capacitors at all vdd and output rails. when selecting a capacitor, especially for types with high capacitance at smallest physical dimension, the dc bias characteristic has to be taken into account. on the v sys main s upply rail a minimum distributed capacitance of 40 f (actual capacitance after voltage and temperature derating) is required. for example, a typical design might use: 22 f within 1.5 mm of each buckcore1, buckcore2 and buckpro supply pin. 10 f within 1.5 mm of each buckperi, buckio and buckmem supply pin or 1 f x 22 f if all are attached to a pcb power/split plane. 2 f x 1 f shared by all vdd_ldox pins if they are all close together, for example, all attached to a power/split plane. 1 f close to t he v sys pin. buck output capacitors should be close to the buck inductors. the amount of decoupling required will be dependent on the specific application. table 50 : recommended capacitor types application value tol. (%) size height (m m ) temp . c har . rated v oltage ( v ) type (murata/samsung) vldo1, vldo5 1.0 f 10 0402 0.55 x5r 15 % 10 grm155r61a105ke15 vddcore, vldoa, vldob, vldoc, vldod, vldoe, vref, vlnref, vsys 2.2 f 20 0402 0.55 x5r 15 % 6.3 grm155r60j225me95 vbuckper, vbuckio, vbuckmem, vsys 22 f 20 0805 0.95 x5r 15 % 6.3 grm219r60j226m*** 20 0402 0.5 x5r 15 % 4.0 cl05a226mr5nznc 47 f 20 0805 0.95 x5r 15 % 4.0 grm219r60g476m*** 2 0 0603 0.8 x5r 15 % 4.0 cl10a476mr8nzn vbuckcore1 and 2, vbuckpro (using full - current mode ) 22 f 20 0603 1.0 x5r 15 % 6.3 grm188r60j226mea0 note 1 20 0402 0.5 x5r 15 % 4.0 cl05a226mr5nznc 47 f 20 0805 0.95 x5r 15 % 4.0 grm219r60g476m*** 20 0805 1.45 x5r 15 % 4.0 grm21br60g476me15 20 0603 0.8 x5r 15 % 4.0 cl10a476mr8nzn vsys 10 f 20 0603 0.95 x5r 15 % 6.3 grm188r60j106me84 1.0 f 10 0402 0.55 x5r 15 % 10 grm155r61a105ke15 vbbat 470 nf 10 0402 0.55 x5r 15 % 10 grm155r61a474ke15 vddcore, vref, vlnref 2.2 f 20 0402 0.55 x5r 15 % 6.3 grm155r60j225me95 da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 117 of 219 ? 2017 dialog semiconductor application value tol. (%) size height (m m ) temp . c har . rated v oltage ( v ) type (murata/samsung) xin, xout 12 pf 5 0402 0.55 u2j 50 grm1557u1h120jz01 v_cp 47 nf 10 0402 0.55 x7r 15 % 10 grm155r71a473ka01 note 1 for output voltages > 1.4 v murata grm219r60j226m*** is recommended . 8.2 backup device the backup battery charger supports lithium coin cells as well as supercaps/goldcaps. the rtc will require approximately 1.5 a between 3.1 v and 2 v for each hour that the rtc should stay alive with the main supply removed. the choice of backup device is depend ent on application requirement s . table 51 : example backup devices type size ( mm ) manufacturer lithium battery (rechargeable) ml4 2 1, 2.3 mah, 3. 0 v 4.8 (dia.) x 2. 1 panasonic starcap sc sm 2r8, 0.1 f, 2.8 v 4.8 (dia.) x 1.4 korchip lithium battery (rechargeable) ml 6 1 4 , 3.4 mah, 3. 0 v 6 .8 (dia.) x 1. 4 panasonic 8.3 inductor selection inductors should be selected based upon the following parameters: rated max imum current: usually a coil provides two current limits: isat of an inductor specifies the current required to cause a reduction in the inductance by a specified amount, typically 30%, irms of an inductor spec ifies the current required to affect a temperature rise of a maximum specified amount. dc resistance: critical to converter efficiency at high current and should therefore be minimised. esr at the buck switching frequency: critical to converter efficiency in pfm mode and should therefore be minimised. inductance: given by converter electrical characteristics; 1.0 h for all da9063 switched - mode step - down converters. table 52 : recommended inductor types application value ( h ) tol. ( % ) isat ( a ) irms ( a ) dcr ( t yp . ) ( m? ) size ( mm ) type buckperi, buckmem, buckio, buckcore1, buckcore2 1.0 30 2.7 2.3 55 2.0x1.6x1.0 toko 1285as - h - 1r0n 20 2.65 2.45 60 2.0x1.6x1.0 tayo yuden makk2016t1r0m (reference) 20 2.9 2.2 60 2.0x1.6x1.0 tdk tfm201610a - 1r0m buckpro, buckcore1 and 2 using full - current mode or merged buckmem/ buckio 1.0 30 3.4 3.0 60 2.5x2.0x1.0 toko 1269as - h - 1r0n 20 3.6 3.1 45 2.5x2.0x1.2 tayo yuden mamk2520t1r0m 20 3.8 3.5 45 2.5x2.0x1.2 toko 1239as - h - 1r0n (reference) da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 118 of 219 ? 2017 dialog semiconductor application value ( h ) tol. ( % ) isat ( a ) irms ( a ) dcr ( t yp . ) ( m? ) size ( mm ) type 30 3.9 3.1 48 3.2x2.5x1.0 toko 1276as - h - 1r0n 20 3.5 2.5 54 2.5x2.0x1.0 tdk tfm252010a - 1r0m 20 3.35 2.5 52 3.0x3.0x1.2 cyntec pst031b - 1r0ms 20 5.4 11.0 11 4.0x4.0x2.1 coilcraft xfl4020 - 102me (ref.high current) 8.4 resistors table 53 : recommended resistor types application value size tolerance p max type iref bias current reference 200 k? 0402 1% 100 mw panasonic erj2rkf2003x 8.5 external pass transistors table 54 : recommended external pass transistor types application package type buck rail switches wlcsp 1.6x1.6x0.55 mm fairchild fdme410nzt 8.6 crystal the real time clock module requires an external 32.768 khz crystal. for correct component selection, the effective load capacitance must to be taken into account: this includes both external capacitors on pins xin and xout in series combination, plus the pcb and da9063 stray capacitances. for example, if two 12 pf external capacitors are used, giving a series combination of 6 pf, and the stray capacitances are 3 pf, then a crystal type that specifies a load capacitance of 9 pf should be chosen. different stray capacitances may require different external capacito rs and/or a different crystal type. furthermore, the series resistance of the crystal must not exceed 100 k?. table 55 : example crystal type type size manufacturer cc7v - t1a 32.768 khz 9.0 pf 30 ppm 3.2x1.5x0.9 mm micro crystal da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 119 of 219 ? 2017 dialog semiconductor 8.7 layout guidelines 8.7.1 general recommendations appropriate trace width and quantity of vias should be used for all power supply paths. too high trace resistances can prevent the system from achieving the best performance, for example, the efficiency and the cu rrent ratings of switch - mode converters and charger might be degraded. furthermore, the pcb may be exposed to thermal hot spots, which can lead to critical overheating due to the positive temperature coefficient of copper. special care must be taken with t he da9063 pad connections. the traces of the outer row should be connected with the same width as the pads and should become wider as soon as possible. for supply pins in the second row, connection to an inner board layer is recommended (depending on the maximum current two or more vias might be required). a common ground plane should be used, which allows proper electrical and thermal performance. noise sensitive references such as the vref/vlnref capacitors and iref resistor should be referred to a silent ground which is connected at a star point underneat h or close to the da9063 main ground connection. generally, all power tracks with discontinuous/high currents should be kept as short as possible. noise sensitive analog signals such as feedback lines or crystal connections should be kept away from trace s carrying pulsed analog or digital signals. this can be achieved by separation (distance) or shielding with quiet signals or ground traces. 8.7.2 ldos and switched mode supplies the placement of the distributed capacitors on the v sys rail must ensure that all v dd inputs C and especially to the v sys pin, the buck converters and ldos C are connected to a bypass capacitor close to the pads. it is recommended placing at least two 1 f capacitors close to the ldo supply pads and at least one 10 f close to the buck vdd rail. using a local power plane underneath the chip for v sys might be considered. transient current loops in the area of the switched mode converters should be minimised. the common references (iref resistor, vref/vlnref capacitors) should be placed c lose to the da9063 and cross coupling to any noisy digital or analog trace must be avoided. output capacitors of the ldos can be placed close to the input pins of the supplied devices (remote from the da9063 ) . care must be taken with trace routing to ensure that no current is carried on feedback lines of the buck output voltages v buck . the inductor placement is less critical since parasitic inductances have negligible effect. 8.7.3 crystal oscillator the crystal and its load capacitors should be placed as c lose as possible to the ic with short and symmetric traces. the traces must be isolated from noisy signals, especially from clocked digital ones. ideally the lines should be buried between two ground layers, surrounded by additional ground traces. 8.7.4 thermal connection, land pad , and stencil design the da9063 provides a central ground area of balls, which are soldered to the pcbs central ground pad. this pcb ground pad must be connected with as many vias and as direct as possible to the pcbs main ground p lane in order to achieve good thermal performance. solder mask openings for the ball landing pads must be arranged to prohibit solder balls flowing into vias. for further pcb layout guidance, see pcb layout guidelines [3] . da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 120 of 219 ? 2017 dialog semiconductor 9 definitions 9.1 power dissipation and thermal design when designing with the da9063 , consideration must be given to power dissipation as the level of integration of the device can result in high power when all functions are operating with high battery voltages. exceeding the package power dissipation capabilities result s in the internal thermal sensor shutting down the device until it has sufficiently cooled. the package includes a thermal management paddle to improve heat spreading into the pcb. for linear regulators : linear regulators operating with a high current and high differential voltage between input and output dissipate the following power: ( ) example: a regulator supplying 150 ma at 2.8 v from a fully - charged lithium battery (vdd=4.1 v): ( ) for switching regulators : therefore, ( ) ( ) example: an 85 % efficient buck converter supplying 1.2 v at 400 ma : ( ) as the da90 63 has multiple regulators, each supply must be separately considered and their powers summed to give the total device dissipation ( current drawn from the reference and control circuitry can be considered negligible in these calculations). da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 121 of 219 ? 2017 dialog semiconductor 9.2 regulator pa rameter - dropout voltage in the da9063 , a regulators dropout voltage is defined as the minimum voltage differential between the input and output voltages whilst regulation still takes place. within the regulator, voltage control takes place across a pm os pass transistor and, when entering the dropout condition, the transistor is fully turned on and therefore cannot provide any further voltage control. when the transistor is fully turned on, the output voltage tracks the input voltage and regulation ceas es. as the da9063 is a cmos device and uses a pmos pass transistor, the dropout voltage is directly related to the on - resistance of the device. in the device, the pass transistors are sized to provide the optimum balance between required performance and silicon area. by em ploying a 0.25 m process, dialog semiconductor is able to achieve very small pass transistor sizes for superior performance. when defining dropout voltage, it is specified in relation to a minimum accep table change in output voltage. for example, all dialog semiconductor regulators have dropout voltage defined as the point at which the output voltage drops 10 mv below the output voltage at the minimum guaranteed operating voltage. the worst case conditio ns for dropout are high temperature (highest on - resistance for the internal pass device) and maximum current load. 9.3 regulator parameter - power supply rejection power supply rejection (psrr) is especially important in the supplies to the rf and audio parts of the telephone. in a tdma system such as gsm, the 217 hz transmit burst from the power amplifier results in significant current pulses being drawn from the battery. these can peak at up to 2 amps before reaching a steady state of 1.4 amps ( see below). du e to the battery having a finite internal resistance (typically 0.5 ? ), these current peaks induce ripple on the battery voltage of up to 500 mv. since the supplies to the audio and rf are derived from this supply, it is essential that this ripple is remov ed otherwise it would show as a 217 hz tone in the audio and could also affect the transmit signal. power supply rejection should always be specified under worst case conditions C when the battery is at its minimum operating voltage and when there is minim um headroom available due to dropout. 9.4 regulator parameter - line regulation static line regulation is a measurement that indicates a change in the regulator output voltage, ? vreg (regulator operating with a constant load current), in response to a change i n the input voltage, ? vin. transient line regulation is a measurement of the peak change, ? vreg, in regulated voltage seen when the line input voltage changes. figure 41 : line regulation 4.6ms tdma frame rate ? v r e g s t a t i c ? v i n ? v r e g t r a n s i e n t 5 7 7 s v bat v reg da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 122 of 219 ? 2017 dialog semiconductor 9.5 regulator parameter - load regulation static load regulation is a measurement that indicates a change in the regulator output voltage, ?vreg, in response to a change in the regulator loading, ?load, whilst the regulator input voltage remains constant. transient load regulation is a measurement of the peak change in regulated voltage, ?vreg, seen when the regulator load changes. figure 42 : load regulation please contact dialog semiconductor for latest application information on the da9063 and other power management devices. ? v r e g s t a t i c ? v r e g t r a n s i e n t v reg i load max i load min da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 123 of 219 ? 2017 dialog semiconductor 10 ordering information the ordering number consists of the part number followed by a suffix indicating the packing method. for details and availability, p lease consult dialog semiconductor s customer portal or your local sales representative. table 56 : ordering i nformatio n part number package shipment form pack quantity consumer: 0.30 mm ball diameter, rt production testing da9063 - xxhk1 100 vfbga, 8.0 mm x 8.0 mm x 1.0 mm, 0.8 mm pitch, pb - free/green tray 260 da9063 - xxhk2 100 vfbga, 8.0 mm x 8.0 mm x 1.0 mm, 0.8 mm pitch, pb - free/green t&r 3000 automotive aec - q100 grade 3: 0.30 mm ball diameter, rt production testing da9063 - xxhk1 - a 100 vfbga, 8.0 mm x 8.0 mm x 1.0 mm, 0.8 mm pitch, pb - free/green tray 260 da9063 - xxhk2 - a 100 vfbga, 8.0 mm x 8.0 mm x 1.0 mm, 0.8 mm pitch, pb - free/green t&r 3000 automotive aec - q100 grade 3: 0.45 mm ball diameter, rt production testing da9063 - xxho1 - a 100 t fbga, 8.0 mm x 8.0 mm x 1.2 mm, 0.8 mm pitch, pb - free/green tray 260 da9063 - xxho2 - a 100 t fbga, 8.0 mm x 8.0 mm x 1.2 mm, 0.8 mm pitch, pb - free/green t&r 3000 automotive aec - q100 grade 3: 0.45 mm ball diameter, ht production testing da9063 - xxho1 - at 100 t fbga, 8.0 mm x 8.0 mm x 1.2 mm, 0.8 mm pitch, pb - free/green tray 260 da9063 - xxho2 - at 100 t fbga, 8.0 mm x 8.0 mm x 1.2 mm, 0.8 mm pitch, pb - free/green t&r 3000 variants ordering information da9063 supports delivery of variants indicated by xx in the part number above, please contact your local dialog semiconductor office or representative to discuss requirements. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 124 of 219 ? 2017 dialog semiconductor appendix a register de scr iptions this appendix describes the registers summarized in s ection 7 . a.1 register page control table 57 : page _ con register ad dress bit type label description 0x00 page_con 7 rw revert resets reg_page to 00 after read/write access has finished 6 rw write_mode 2 - wire multiple write mode 0: page write mode 1: repeated write mode 5:3 rw reserved 2:0 rw reg_page 000: selects register 0x01 to 0x3f 001: selects register 0x81 to 0xcf 010: selects register 0x101 to 0x13f 011: reserved for production and test the page_con register is located at address 0x00 of each register page (0x00 and 0x80). each of the control interf aces (4 - wire and the two 2 - wire) provides an individual instance of the page_con register. a.2 register page 0 a.2.1 power manager control and monitoring the status register reports the current value of the various signals at the time that it is read out. all the s tatus bits have the same polarity as their corresponding signals. table 58 : status _ a register address bit type label description 0x01 status_a 7 :4 r reserved 3 r comp1v2 output state of 1.2 v comparator 2 r dvc asserted as long as at least one dvc supply performs voltage ramping 1 r wake chg_wake level 0 r nonkey asserted as long nonkey is pressed (low level) table 59 : status _ b register a d dress bit type label description 0x02 status_b 7 r gpi7 gpi7 level 6 r gpi6 gpi6 level 5 r gpi5 gpi5 level 4 r gpi4 gpi4 level 3 r gpi3 gpi3 level 2 r gpi2 gpi2 level or adcin3 threshold indicator ( 1 when overriding high limit) da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 125 of 219 ? 2017 dialog semiconductor register a d dress bit type label description 1 r gpi1 gpi1 level or adcin2 threshold indicator ( 1 when overriding high limit) 0 r gpi0 gpi0 level or adcin1 threshold indicator ( 1 when overriding high limit) table 60 : status _ c register a d dress bit type label description 0x03 status_c 7 r gpi15 gpi15 level 6 r gpi14 gpi14 level 5 r gpi13 gpi13/ ext_wakeup/ready level 4 r gpi12 gpi12/nvdd_fault/vdd_mon level 3 r gpi11 gpi11 level 2 r gpi10 gpi10/pwr1_en level 1 r gpi9 gpi9/pwr_en level 0 r gpi8 gpi8/sys_en level table 61 : status _ d register a d dress bit type label description 0x04 status_d 7 r/w ldo11_lim asserted as long ldo11 hits its over - current limit 6 r/w ldo8_lim asserted as long ldo8 hits its over - current limit 5 r/w ldo7_lim asserted as long ldo7 hits its over - current limit 4 r/w ldo4_lim asserted as long ldo4 hits its over - current limit 3 r/w ldo3_lim asserted as long ldo3 hits its over - current limit 2 :0 r/w reserved table 62 : fault _ log register address bit type note 1 label description 0x05 fault_log 7 r wait_shut power down by time out of id wait 6 r nshut_down power down by assertion of port noff, nshutdown 5 r key_reset power down from a long press of nonkey or gpio14/15 4 r temp_crit junction over - temperature detected 3 r vdd_start power down by v sys under - voltage detect before or within 16 seconds after entering active mode 2 r vdd_fault power down by v sys under - voltage detect 1 r por da9063 starts up from no power or rtc/delivery mode da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 126 of 219 ? 2017 dialog semiconductor register address bit type note 1 label description 0 r twd_error watchdog time violated note 1 cleared from the host by writing back the read value . the event registers hold information about events that have occurred in the da9063 . events are triggered by a change in the status registers that contains the status of monitored signals. when an event bit is set in the event register the nirq signal is asserted (unless the nirq is to be masked by a bit in the irq mask register) . the nirq is also masked during the power - up sequence and is not released until the event registers have been cleared. the irq triggering event register is cleared from the host by writing back its read value. the event registers may be read in page/repea ted mode. new events that occur during clearing are delayed before they are passed to the event register, ensuring that the host controller does not miss them. table 63 : event _ a register ad dress bit type label description 0x06 e vent_a 7 r events_d asserted when register event_b to event_d have at least one event bit asserted 6 r events_c asserted when register event_b to event_c have at least one event bit asserted 5 r events_b asserted when register event_b has at least one event bit asserted 4 r note 1 e_seq_rdy sequencer reached final position caused event 3 r note 1 e_adc_rdy adc manual conversion result ready caused event 2 r note 1 e_tick rtc tick caused event 1 r note 1 e_alarm rtc alarm caused event 0 r note 1 e_nonkey nonkey caused event note 1 cleared from the host by writing back the read value . table 64 : event _ b register ad dress bit type note 1 label description 0x07 event_b 7 r e_vdd_warn v sys dropped below vdd_fault_upper threshold 6 r e_vdd_mon v sys less or higher than vsys_mon threshold caused event 5 r e_dvc_rdy finish of all dvc voltage ramping event 4 r e_reg_uvov event triggered from a monitored regulator voltage being out of selected range or from new regulator voltage measurement being available (depends on settings of mon_mode) 3 r e_ldo_lim ldo3, 4, 7, 8 or 11 current limit exceeded for more than 10 ms da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 127 of 219 ? 2017 dialog semiconductor register ad dress bit type note 1 label description 2 r e_comp1v2 1.2 v comparator caused event 1 r e_temp junction high temp caused event 0 r e_wake detected rising edge on chg_wake note 1 cleared from the host by writing back the read value . table 65 : event _ c register a dress bit type note 1 label description 0x08 event_c 7 r e_gpi7 gpi event according to active state setting 6 r e_gpi6 gpi event according to active state setting 5 r e_gpi5 gpi event according to active state setting 4 r e_gpi4 gpi event according to active state setting 3 r e_gpi3 gpi event according to active state setting 2 r e_gpi2 gpi event according to active state setting / adcin3 high / low threshold exceeded caused event 1 r e_gpi1 gpi event according to active state setting / adcin2 high / low threshold exceeded caused event 0 r e_gpi0 gpi event according to active state setting / adcin1 high / low threshold exceeded caused event note 1 cleared from the host by writing back the read value . table 66 : event _ d register ad dress bit type note 1 label description 0x09 event_d 7 r e_gpi15 gpi event according to active state setting 6 r e_gpi14 gpi event according to active state setting/event caused from host addressing hs - 2 - wire interface 5 r e_gpi13 gpi event according to active state setting 4 r e_gpi12 gpi event according to active state setting 3 r e_gpi11 gpi event according to active state setting 2 r e_gpi10 gpi/pwr1_en event according to active state setting 1 r e_gpi9 gpi/pwr_en event according to active state setting 0 r e_gpi8 gpi/sys_en event according to active state setting note 1 cleared from the host by writing back the read value . the nirq line is released only when all events have been cleared from the host processor by writing the read value into all registers with an asserted event bit. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 128 of 219 ? 2017 dialog semiconductor table 67 : irq _ mask _ a register address bit type label description 0x0a irq_mask_a 7 :5 r/w reserved 4 r/w m_seq_rdy mask nirq from finishing power sequencing 3 r/w m_adc_rdy mask adc manual conversion result ready caused nirq 2 r/w m_tick mask rtc tick caused nirq 1 r/w m_alarm mask rtc alarm caused nirq 0 r/w m_nonkey mask nonkey caused nirq table 68 : irq _ mask _ b register address bit type label description 0x0b irq_mask_b 7 r/w m_vdd_warn mask vddfault _upper comparator triggered event 6 r/w m_vdd_mon mask v sys caused nirq 5 r/w m_dvc_rdy mask dvc voltage ramping triggered event 4 r/w m_reg_uvov mask events generated from regulator output voltage monitoring 3 r/w m_ldo_lim mask ldo current limit exceeded caused nirq 2 r/w m_comp1v2 mask 1.2 v comparator caused nirq 1 r/w m_temp mask junction over temp caused nirq 0 r/w m_wake mask companion charger caused event table 69 : irq _ mask _ e register address bit type label description 0x0c irq_mask_e 7 r/w m_gpi7 mask gpi caused nirq 6 r/w m_gpi6 mask gpi caused nirq 5 r/w m_gpi5 mask gpi caused nirq 4 r/w m_gpi4 mask gpi caused nirq 3 r/w m_gpi3 mask gpi caused nirq 2 r/w m_gpi2 mask gpi caused / adcin3 high / low threshold exceeded caused nirq 1 r/w m_gpi1 mask gpi caused / adcin2 high / low threshold exceeded caused nirq 0 r/w m_gpi0 mask gpi caused / adcin1 high / low threshold exceeded caused nirq table 70 : irq _ mask _ f register address bit type label description 0x0d irq_mask_f 7 r/w m_gpi15 mask gpi caused nirq 6 r/w m_gpi14 mask gpi/hs - 2 - wire caused nirq 5 r/w m_gpi13 mask gpi caused nirq da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 129 of 219 ? 2017 dialog semiconductor register address bit type label description 4 r/w m_gpi12 mask gpi caused nirq 3 r/w m_gpi11 mask gpi caused nirq 2 r/w m_gpi10 mask gpi/pwr1_en caused nirq 1 r/w m_gpi9 mask gpi/pwr_en caused nirq 0 r/w m_gpi8 mask gpi/sys_en caused nirq table 71 : control _ a register address bit type label description 0xe control_a 7 r/w cp_en when asserted charge pump for rail switches is enabled 6 r/w m_power1_en mask the update of power1_en when writing to control_a 5 r/w m_power_en mask the update of power_en when writing to control_a 4 r/w m_system_en mask the update of system_en when writing to control_a 3 r/w standby clearing system_en/releasing port sys_en press will 0: completely power down to slot 0 (hibernate) 1: stop powering down at pointer part_down (standby) 2 r/w power1_en target status of power domain power1: controlled from otp/pm interface and port pwr1_en 1 r/ w power_en target status of power domain power: controlled from otp/pm interface and port pwr_en 0 r/w system_en target status of power domain system: controlled from otp/pm interface and port sys_en table 72 : control _ b register ad dress bit type label description 0xf control_b 7 r/w buck_slowstart enables soft - start for buck converters (recommended for application instant - on with discharged b attery and weak external supply ) note 1 6 :5 r/w reserved 4 r/w nonkey_lock 0: half - current powerdown mode 1: wakeup from powerdown mode requires the nonkey signal being low for longer than selected in key_delay (automatically cleared during p ower - up sequence) da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 130 of 219 ? 2017 dialog semiconductor register ad dress bit type label description 3 r/w nres_mode 0: no assertion of nreset for power down sequence 1: assert nreset before starting power down sequence (release after leaving powerdown mode in case reset_event < 11) 2 r/w res_blinking enables (time limited) vdd_start triggered gpo11/4/15 flashing in case of no connected external supply 1 r/w watchdog_pd 0: discontinue watchdog timer during powerdown mode 1: watchdog timer continues during powerdown mode 0 r/w chg_sel port chg_wake is connected to 0: dialog charger wake port 1: charger safe_out note 1 increases buck start - up time up to 3 ms . table 73 : control _ c register ad dress bit type label description 0x10 control_c 7 r/w def_supply when asserted all supplies (except ldocore) are enabled/disabled from otp default mode when entering sequencer slot 0. 6:5 r/w slew_rate dvc slewing ( buck s and ldos) is executed at 00: 10 mv every 4.0 s 01: 10 mv every 2.0 s 10: 10 mv every 1.0 s 11: 10 mv every 0.5 s 4 r/w otpread_en 0: otp read after powerdown mode disabled 1: power supplies are configured with otp values when leaving powerdown mode 3 r/w auto_boot 0: start - up of power sequencer after progressing from reset mode requires a valid wakeup event 1: pmic automatically starts power sequencer after progressing from reset mode 2:0 r/w debouncing gpi, nonkey and nshutdown debounce time 000: no debounce time 001: 0.1 ms 010: 1.0 ms 011: 10.2 ms 100: 51.2 ms 101: 256 ms 110: 512 ms 111: 1024 ms da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 131 of 219 ? 2017 dialog semiconductor table 74 : control _ d register ad dress bit type label description 0x11 control_d 7:6 r/w blink_dur gpo10/gpo11 flashing on - time 00: 10 ms 01: 20 ms 10: 40 ms 11: 20 ms double stroke (180 ms period) 5:3 r/w blink_frq gpo11/4/15 flashing frequency 000: no blinking (gpo11/14/15 state selected via gpioxx_mode) 001: every second 010: every two seconds 011: every four seconds 100: every 180 ms (flicker mode) 101: every two seconds enabled by vdd_start 110: every four seconds enabled b y vdd_start 111: ev ery 180 ms enabled by vdd_start note 1 2:0 r/w twdscale 000: watchdog disabled 001: 1x scaling applied to twdmax period 010: 2x 011: 4x 100: 8x 101: 16x 110: 32x 111: 64x note 1 blinking from otp settings 001 to 100 continue s as long as an active charger is connected to port chg_wake. in the absence of a battery charger a time limited blinking can be enabled via res_blinking . table 75 : control _ e register ad dress bit type label description 0x12 control_e 7 r/w v_lock 0: allows host writes into registers 0x81 to 0x120 1: disables register 0x81 to 0x120 re - programming from host interfaces 6 r/w pm_fb3_pin 0: 2nd 32k signal output 1: feedback pin is used as an input signal to stop and start the vibration motor (active low nvib_brake) 5 r/w pm_fb2_pin 0: feedback pin indicates the status of regulators being selected for voltage supervision (pwr_ok) 1: feedback pin is used a s keep_act signal for the watchdog unit 4 r/w pm_fb1_pin 0: feedback pin indicates the detection of a wakeup event (ext_wakeup) 1: feedback pin is used as an indicator, signaling via low level ongoing power mode transitions (power sequencer and dvc) (ready) 3 r/w eco_mode when asserted da9063 is armed for the pulsed mode when entering reset da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 1 32 of 219 ? 2017 dialog semiconductor register ad dress bit type label description 2 r/w rtc_en enables the power supply of the 32k oscillator and rtc (for da9063 the delivery mode if cleared under certain pre - conditions, locked from the assertion of control monitor 1 r/w rtc_mode_sd when asserted all supplies (including ldocore) and functional blocks except of the rtc are disabled when reaching reset mode with a vddfault conditio n 0 r/w rtc_mode_pd when asserted all supplies (including ldocore) and functional blocks except of the rtc are disabled when reaching powerdown mode table 76 : control _ f register address bit type label description 0x13 control_f 7 :3 r/w reserved 2 r/w wake_up if set to 1 pmu wakes up from powerdown mode . the bit is cleared back to 0 automatically 16 sec after entering active mode 1 r/w shutdown if set to 1 the sequencer powers down to reset mode . the bit is cleared back to 0 automatically when entering the reset mode 0 r/w watchdog if set to 1 watchdog timer is reset. the bit is cleared back to 0 automatically. table 77 : pd _ dis register ad dress bit type label description 0x14 pd_dis 7 r/w pmcont_dis 0: sys_en, pwr_en, pwr1_en enabled during power down 1: auto - disable of sys_en, pwr_en and pwr1_en during powerdown mode and force the detection hidden transition when re - enabling the control from ports 6 r/w out_32k_pause 0: enables out_32k during power down 1: auto - disable out_32k output buffer during powerdown mode 5 r/w bbat_dis 0: enables backup battery charger during powerdown mode 1: auto - disable backup battery charger during power down 4 r/w cldr_pause 0: calendar/clock readout registers are updated during powerdown mode 1: update of calendar/clock readout registers is paused during powerdown mode 3 r/w hs2wire_dis 0: hs - 2 - wire not disabled during power down 1: auto - d isable of hs - 2 - wire inte rface during powerdown mode da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 133 of 219 ? 2017 dialog semiconductor register ad dress bit type label description 2 r/w pmif_dis 0: power manager interface not disabled during power down 1: auto - disable of power manager interface during powerdown mode 1 r/w gpadc_pause 0: adc measurements continue during power down as configured 1: auto - pause auto measurements on a0, a1, a2 and a3 and manual measurement during powerdown mode; if no autonomous auto - measurements are required ( v sys from vibration motor driver) switch off the adc completely 0 r/w gpi_dis 0: gpio extender enabled during power down 1: auto - d isable of features configured as gpi pins during powerdown mode and force the detection hidden transition when re - enabling the pin note 1 when the related id is configured to be 1 < pd_dis_step max_count the value of the above contro ls define whether functions are switched on when entering powerdown mode from por or wait until id pd_dis_step is processed. a.2.2 gpio c ontrol table 78 : gpio0 to 1 register ad dress bit type label description 0x15 gpio0 to 1 7 r/w gpio1_wen 0: passive to active transition triggers a wakeup 1: wakeup suppressed 6 r/w gpio1_type 0: gpi: active low gpo: supplied from vdd_io1 1: gpi: active high gpo: supplied from vdd_io2 5:4 r/w gpio1_pin pin assigned to 00: adcin2/1.2 v comparator 01: gpi (optional regulator hw control) 10: gpo mode controlled (open drain) 11: gpo mode controlled (push - pull) 3 r/w gpio0_wen 0: passive to active transition triggers a wakeup 1: wakeup suppressed 2 r/w gpio0_type 0: gpi: active low gpo : supplied from vdd_io1 1: gpi: active high gpo: supplied from vdd_io2 1:0 r/w gpio0_pin pin assigned to 00: adcin1 01: gpi 10: gpo mode controlled (open drain) 11: gpo mode controlled (push - pull) da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 134 of 219 ? 2017 dialog semiconductor table 79 : gpio2 to 3 register ad dress bit type label description 0x16 gpio2 to 3 7 r/w gpio3_wen 0: passive to active transition triggers a wakeup 1: wakeup suppressed 6 r/w gpio3_type 0: gpi: active low gpo: supplied from vdd_io1 1: gpi: active high gpo: supplied from vdd_io2 5:4 r/w gpio3_pin pin assigned to 00: core_swg 01: gpi 10: gpo mode controlled (open drain) 11: gpo mode controlled (push - pull) 3 r/w gpio2_wen 0: passive to active transition triggers a wakeup 1: wakeup suppressed 2 r/w gpio2_type 0: gpi: active low gpo: supplied from vdd_io1 1: gpi: active high gpo: supplied from vdd_io2 1:0 r/w gpio2_pin pin assigned to 00: adcin3 01: gpi (optional regulator hw control) 10: gpo sequencer controlled (push - pull) 11: gpo mode controlled (push - pull) table 80 : gpio4 to 5 register ad dress bit type label description 0x17 gpio4 to 5 7 r/w gpio5_wen 0: passive to active transition triggers a wakeup 1: wakeup suppressed 6 r/w gpio5_type 0: gpi: active low gpo: supplied from vdd_io1 1: gpi: active high gpo: supplied from vdd_io2 5:4 r/w gpio5_pin pin assigned to 00: peri_swg 01: gpi 10: gpo mode controlled (open drain) 11: gpo mode controlled (push - pull) 3 r/w gpio4_wen 0: passive to active transition triggers a wakeup 1: wakeup suppressed 2 r/w gpio4_type 0: gpi: active low gpo: supplied from vdd_io1 1: gpi: active high gpo: supplied from vdd_io2 1:0 r/w gpio4_pin pin assigned to 00: core_sws 01: gpi 10: gpo mode controlled (open drain) 11: gpo mode controlled (push - pull) da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 135 of 219 ? 2017 dialog semiconductor table 81 : gpio6 to 7 register ad dress bit type label description 0x18 gpio6 to 7 7 r/w gpio7_wen 0: passive to active transition triggers a wakeup 1: wakeup suppressed 6 r/w gpio7_type 0: gpi: active low gpo: supplied from vdd_io1 1: gpi: active high gpo: supplied from vdd_io2 5:4 r/w gpio7_pin pin assigned to 00: reserved 01: gpi 10: gpo sequencer controlled (push - pull) 11: gpo mode controlled (push - pull) 3 r/w gpio6_wen 0: passive to active transition triggers a wakeup 1: wakeup suppressed 2 r/w gpio6_type 0: gpi: active low gpo: supplied from vdd_io1 1: gpi: active high gpo: supplied from vdd_io2 1:0 r/w gpio6_pin pin assigned to 00: peri_sws 01: gpi 10: gpo mode controlled (open drain) 11: gpo mode controlled (push - pull) table 82 : gpio8 to 9 register ad dress bit type label description 0x19 gpio8 to 9 7 r/w gpio9_wen 0: passive to active transition triggers a wakeup 1: wakeup suppressed 6 r/w gpio9_type 0: gpi/pwr_en: active low gpo: supplied from vdd_io1 1: gpi/pwr_en: active high gpo: supplied from vdd_io2 5:4 r/w gpio9_pin pin and status register bit assigned to 00: gpi with pwr_en 01: gpi 10: gpo sequencer controlled (push - pull) 11: gpo mode controlled (push - pull) 3 r/w gpio8_wen 0: passive to active transition triggers a wakeup 1: wakeup suppressed 2 r/w gpio8_type 0: gpi/sys_en: active low gpo: supplied from external/vdd_io1 1: gpi/sys_en: active high gpo: su pplied from vdd_io2 1:0 r/w gpio8_pin pin and status register bit assigned to 00: gpi with sys_en 01: gpi 10: gpo sequencer controlled (push - pull) 11: gpo mode controlled (push - pull) da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 136 of 219 ? 2017 dialog semiconductor table 83 : gpio10 to 11 register ad dress bit type label description 0x1a gpio10 to 11 7 r/w gpio11_wen 0: passive to active transition triggers a wakeup 1: wakeup suppressed 6 r/w gpio11_type 0: gpi: active low gpo: supplied from external/vdd_io1 1: gpi: active high gpo: supplied from vdd_io2 5:4 r/w gpio11_pin pin assigned to 00: gpo (open drain, with optional blinking) 01: gpi 10: gpo gpo sequencer controlled (push - pull) 11: gpo mode controlled (push - pull) 3 r/w gpio10_wen 0: passive to active transition triggers a wakeup 1: wakeup suppressed 2 r/w gpio10_type 0: gpi/pwr1_en: active low gpo: supplied from external/vdd_io1 1: gpi/pwr1_en: active high gpo: supplied from vdd_io2 1:0 r/w gpio10_pin pin and status register bit assigned to 00: gpi with pwr1_en 01: gpi 10: gpo (open drain) 11: gpo mode controlled (push - pull ) table 84 : gpio12 to 13 register ad dress bit type label description 0x1b gpio12 to 13 7 r/w gpio13_wen 0: passive to active transition triggers a wakeup 1: wakeup suppressed 6 r/w gpio13_type 0: gpi: active low gpo/gp_fb1: supplied from external/vdd_io1 1: gpi: active high gpo/gp_fb1: supplied from vdd_io2 5:4 r/w gpio13_pin pin and status register bit assigned to 00: gpo controlled by state of gp_fb1 (ext_wakeup/ready) (push - pull) 01: gpi (optional regulator hw control) 10: gpo controlled by state of gp_fb1 (ext_wakeup/ready) (open drain) 11: gpo mode controlled (push - pull) 3 r/w gpio12_wen 0: passive to active transition triggers a wakeup 1: wakeup suppressed 2 r/w gpio12_type 0: gpi: active low gpo/ nvdd_fault/ v sys monitor: supplied from vdd_io1 1: gpi: active high gpo/dd_fault/ v sys monitor: supplied from vdd_io2 da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 137 of 219 ? 2017 dialog semiconductor register ad dress bit type label description 1:0 r/w gpio12_pin pin assigned to 00: nvdd_fault (push - pull) 01: gpi 10: gpo controlled by the state of v sys monitor (push - pull) 11: gpo mode controlled (push - pull) table 85 : gpio14 to 15 register ad dress bit type label description 0x1c gpio14 to 15 7 r/w gpio15_wen 0: passive to active transition triggers a wakeup 1: wakeup suppressed 6 r/w gpio15_type 0: gpi: active low gpo: supplied from external/vdd_io1 1: gpi: active high gpo: supplied from vdd_io2 5:4 r/w gpio15_pin pin assigned to 00: gpo (open drain, with optional blinking) 01: gpi 10: clk (configured via gpio14_pin) 11: gpo mode controlled (open drain) 3 r/w gpio14_wen 0: passive to active transition triggers a wakeup 1: wakeup suppressed 2 r/w gpio14_type 0: gpi: active low gpo: supplied from external/vdd_io1 data/clk supplied from vdd_io1 ( note 1 ) 1: gpi: active high gpo: supplied from vdd_io2 data/clk supplied from vdd_io2 ( note 1 ) 1:0 r/w gpio14_pin pin assigned to 00: gpo(open drain, with optional blinking) 01: gpi 10: data (assigns gpio15_pin to clk) 11: gpo mode controlled (push - pull) note 1 when using as hs - 2 - wire if input logic levels are derived from vddcore . table 86 : gpio _ mode0 _7 register ad dress bit type label description 0x1d gpio_mode0_7 7 r/w gpio7_ mode 0: gpi: debouncing off gpo: sets output to low level (active low for sequencer control) 1: gpi: debouncing on gpo: sets output to high level (active high for sequencer control) da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 138 of 219 ? 2017 dialog semiconductor register ad dress bit type label description 6 r/w gpio6_ mode 0: gpi: debouncing off gpo: sets output to low level (active low for sequencer control) 1: gpi: debouncing on gpo: sets output to high level (active high for sequencer control) 5 r/w gpio5_ mode 0: gpi: debouncing off gpo: sets output to low level 1: gpi: debouncing on gpo: sets output to high level 4 r/w gpio4_ mode 0: gpi: debouncing off gpo: sets output to low level(active low for sequencer control) 1: gpi: debouncing on gpo: sets output to high level (active high for sequencer control) 3 r/w gpio3_ mode 0: gpi: debouncing off gpo: sets output to low level (active low for sequencer control) 1: gpi: debouncing on gpo: sets output to high level (active high for sequencer control) 2 r/w gpio2_mode 0: gpi: debouncing off gpo: sets output to low level 1: gpi: debouncing on gpo: sets output to high level 1 r/w gpio1_ mode 0: gpi: debouncing off gpo: sets output to low level 1: gpi: debouncing on gpo: sets output to high level 0 r/w gpio0_ mode 0: gpi: debouncing off gpo: sets output to low level 1: gpi: debouncing on gpo: sets output to high level table 87 : gpio _ mode8 _15 register ad dress bit type label description 0x1e gpio_mode8_15 7 r/w gpio15_ mode 0: gpi: debouncing off gpo: sets output to low level (active high for blinking) 1: gpi: debouncing on gpo: sets output to high level (active low for blinking) 6 r/w gpio14_ mode 0: gpi: debouncing off gpo: sets output to low level (active high for blinking) 1: gpi:debouncing on gpo: sets output to high level (active low for blinking) da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 139 of 219 ? 2017 dialog semiconductor register ad dress bit type label description 5 r/w gpio13_ mode 0: gpi: debouncing off gpo: sets output to low level (active low for gp_fb1) 1: gpi: debouncing on gpo: sets output to high level (active high for gp_fb1) 4 r/w gpio12_ mode 0: gpi: debouncing off gpo: sets output to low level (active low fo r nvdd_fault, v sys monitor state) 1: gpi: debouncing on gpo: sets output to high level (active high for nvdd_fault, v sys monitor state) 3 r/w gpio11_ mode 0: gpi: : debouncing off gpo: sets output to low level (active high for blinking) 1: gpi: : debouncing on gpo: sets output to high level (active low for blinking) 2 r/w gpio10_ mode 0: gpi/pwr1_en: debouncing off gpo: sets output to low level 1: gpi/pwr1_en: debouncing on gpo: sets output to high level 1 r/w gpio9_ mode 0: gpi/pwr_en: debouncing off gpo: sets output to low level (active low for sequencer control) 1: gpi/pwr_en debouncing on gpo: sets output to high level (active high for sequencer control) 0 r/w gpio8_ mode 0: gpi/sys_en: debouncing off gpo: sets ou tput to low level 1: gpi/sys_en: debouncing on gpo: sets output to high level table 88 : switch _ cont register ad dress bit type label description 0x1f switch_cont 7 r/w cp_en_mode rail switch charge pump is enabled 0: static (does not shut down, when all switches are open) 1: auto, cp enabled before closing the first switch, cp disabled after last switch was opened 6 r/w core_sw_int changes the core external switch controller into an internal switch between the output of buckcore1 and port core_sws/gpio4 5:4 r/w switch_sr maximum slew rate when closing the rail switch: 00: 1 mv/ s 01: 5 mv/ s 10: 10 mv/ s 11: as fast as possible da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 140 of 219 ? 2017 dialog semiconductor register ad dress bit type label description 3:2 r/w peri_sw_gpi gpio closes peri_sw on passive to active state transition, opens peri_sw on active to passive state transition 00: not controlled by gpio 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 1:0 r/w core_sw_gpi gpio closes core_sw on passive to active state transition, opens core_sw on active to passive state transition 00: not controlled by gpio 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled a.2.3 regulator c ontrol table 89 : bcore2 _ cont register ad dress bit type label description 0x20 bcore2_cont note 1 7 r/w reserved 6:5 r/w vbcore2_gpi gpio select target voltage vbcore2_a on passive to active transition, selects target voltage vbcore2_b on active to passive transition (ramping) 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 4 r/w reserved 3 r/w bcore2_conf sequencer target state of bcore2_en 2:1 r/w bcore2_gpi gpio enables buckcore2 on passive to active state transition, disables buckcore2 on active to passive state transition 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 0 r/w bcore2_en 0: buckcore2 disabled 1: buckcore2 enabled note 1 disabled in buckcore dual - phase mode . da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 141 of 219 ? 2017 dialog semiconductor table 90 : bcore1 _ cont register ad dress bit type label description 0x21 bcore1_cont 7 r/w core_sw_conf sequencer target state of core_sw_en 6:5 r/w vbcore1_gpi gpio select target voltage vbcore1_a on passive to active transition, selects target voltage vbcore1_b on active to passive transition (ramping) 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 4 r/w core_sw_en 0: core_sw opened 1: core_sw closed 3 r/w bcore1_conf sequencer target state of bcore1_en 2:1 r/w bcore1_gpi gpio enables buckcore1 on passive to active state transition, disables buckcore1 on active to passive state transition 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 0 r/w bcore1_en 0: buckcore1 disabled 1: buckcore1 enabled table 91 : bpro _ cont register ad dress bit type label description 0x22 bpro_cont 7 r/w reserved 6:5 r/w vbpro_gpi gpio select target voltage vbpro_a on passive to active transition, selects target voltage vbpro_b on active to passive transition (ramping) 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 4 r/w reserved 3 r/w bpro_conf sequencer target state of bpro_en 2:1 r/w bpro_gpi gpio enables buckpro on passive to active state transition, disables buckpro on active to passive state transition 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 0 r/w bpro_en 0: buckpro disabled 1: buckpro enabled da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 142 of 219 ? 2017 dialog semiconductor table 92 : bmem _ cont register ad dress bit type label description 0x23 bmem_cont 7 r/w reserved 6:5 r/w vbmem_gpi gpio select target voltage vbmem_a on passive to active transition, selects target voltage vbmem_b on active to passive transition (ramping) 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 4 r/w reserved 3 r/w bmem_conf sequencer target state of bmem_en in case of being a default supply) 2:1 r/w bmem_gpi gpio enables buckmem on passive to active state transition, disables buckmem on active to passive state transition 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 0 r/w bmem_en 0: buckmem disabled 1: buckmem enabled table 93 : bio _ cont register ad dress bit type label description 0x24 bio_cont 7 r/w reserved 6:5 r/w vbio_gpi gpio select target voltage vbio_a on passive to active transition, selects target voltage vbio_b on active to passive transition (ramping) 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 4 r/w reserved 3 r/w bio_conf sequencer target state of bio_en 2:1 r/w bio_gpi gpio enables buckio on passive to active state transition, disables buckio on active to passive state transition 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 0 r/w bio_en 0: buckio disabled 1: buckio enabled da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 143 of 219 ? 2017 dialog semiconductor table 94 : bperi _ cont register ad dress bit type label description 0x25 bperi_cont 7 r/w peri_sw_conf sequencer target state of peri_sw_en 6:5 r/w vbperi_gpi gpio select target voltage vbperi_a on passive to active transition, selects target voltage vbperi_b on active to passive transition (ramping) 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 4 r/w peri_sw_en 0: peri_sw opened 1: peri_sw closed 3 r/w bperi_conf sequencer target state of bperi_en 2:1 r/w bperi_gpi gpio enables buckperi on passive to active state transition, disables buckperi on active to passive state transition 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 0 r/w bperi_en 0: buckperi disabled 1: buckperi enabled table 95 : ldo1 _ cont register ad dress bit type label description 0x26 ldo1_cont 7 r/w ldo1_conf sequencer target state of ldo1_en 6:5 r/w vldo1_gpi gpio select target voltage vldo1_a on passive to active transition, selects target voltage vldo1_b on active to passive transition (ramping) 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 4 r/w reserved 3 r/w ldo1_pd_dis 0: enable pull - down resistor 1: no pull - down resistor in disabled mode 2:1 r/w ldo1_gpi gpio enables ldo1 on passive to active state transition, disables ldo1 on active to passive state transition 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 0 r/w ldo1_en 0: ldo1 disabled 1: ldo1 enabled da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 144 of 219 ? 2017 dialog semiconductor table 96 : ldo2 _ cont register ad dress bit type label description 0x27 ldo2_cont 7 r/w ldo2_conf sequencer target state of ldo2_en 6:5 r/w vldo2_gpi gpio select target voltage vldo2_a on passive to active transition, selects target voltage vldo2_b on active to passive transition (ramping) 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 4 r/w reserved 3 r/w ldo2_pd_dis 0: enable pull - down resistor 1: no pull - down resistor in disabled mode 2:1 r/w ldo2_gpi gpio enables ldo2 on passive to active state transition, disables ldo2 on active to passive state transition 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 0 r/w ldo2_en 0: ldo2 disabled 1: ldo2 enabled table 97 : ldo3 _ cont register ad dress bit type label description 0x28 ldo3_cont 7 r/w ldo3_conf sequencer target state of ldo3_en 6:5 r/w vldo3_gpi gpio select target voltage vldo3_a on passive to active transition, selects target voltage vldo3_b on active to passive transition (ramping) 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 4 r/w reserved 3 r/w ldo3_pd_dis 0: enable pull - down resistor 1: no pull - down resistor in disabled mode 2:1 r/w ldo3_gpi gpio enables ldo3 on passive to active state transition, disables ldo3 on active to passive state transition 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 0 r/w ldo3_en 0: ldo3 disabled 1: ldo3 enabled da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 145 of 219 ? 2017 dialog semiconductor table 98 : ldo4 _ cont register ad dress bit type label description 0x29 ldo4_cont 7 r/w ldo4_conf sequencer target state of ldo4_en 6:5 r/w vldo4_gpi gpio select target voltage vldo4_a on passive to active transition, selects target voltage vldo4_b on active to passive transition (ramping) 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 4 r/w reserved 3 r/w ldo4_pd_dis 0: enable pull - down resistor 1: no pull - down resistor in disabled mode 2:1 r/w ldo4_gpi gpio enables ldo4 on passive to active state transition, disables ldo4 on active to passive state transition 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 0 r/w ldo4_en 0: ldo4 disabled 1: ldo4 enabled table 99 : ldo5 _ cont register ad dress bit type label description 0x2a ldo5_cont 7 r/w ldo5_conf sequencer target state of ldo5_en 6:5 r/w vldo5_gpi gpio select target voltage vldo5_a on passive to active transition, selects target voltage vldo5_b on active to passive transition (immediate voltage change) 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio 13 controlled 4 r/w vldo5_sel ldo5 voltage is selected from (immediate change): 0: vldo5_a 1: vldo5_b 3 r/w ldo5_pd_dis 0: enable pull - down resistor 1: no pull - down resistor in disabled mode 2:1 r/w ldo5_gpi gpio enables ldo5 on passive to active state transition, disables ldo6 on active to passive state transition 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 0 r/w ldo5_en 0: ldo5 disabled 1: ldo5 enabled da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 146 of 219 ? 2017 dialog semiconductor table 100 : ldo6 _ cont register ad dress bit type label description 0x2b ldo6_cont 7 r/w ldo6_conf sequencer target state of ldo6_en 6:5 r/w vldo6_gpi gpio select target voltage vldo6_a on passive to active transition, selects target voltage vldo6_b on active to passive transition (immediate voltage change) 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio 13 controlled 4 r/w vldo6_sel ldo6 voltage is selected from (immediate change): 0: vldo6_a 1: vldo6_b 3 r/w ldo6_pd_dis 0: enable pull - down resistor 1: no pull - down resistor in disabled mode 2:1 r/w ldo6_gpi gpio enables ldo6 on passive to active state transition, disables ldo6 on active to passive state transition 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 0 r/w ldo6_en 0: ldo6 disabled 1: ldo6 enabled table 101 : ldo7 _ cont register ad dress bit type label description 0x2c ldo7_cont 7 r/w ldo7_conf sequencer target state of ldo7_en 6:5 r/w vldo7_gpi gpio select target voltage vldo7_a on passive to active transition, selects target voltage vldo7_b on active to passive transition (immediate voltage change) 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio 13 controlled 4 r/w vldo7_sel ldo7 voltage is selected from (immediate change): 0: vldo7_a 1: vldo7_b 3 r/w ldo7_pd_dis 0: enable pull - down resistor 1: no pull - down resistor in disabled mode da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 147 of 219 ? 2017 dialog semiconductor register ad dress bit type label description 2:1 r/w ldo7_gpi gpio enables ldo7 on passive to active state transition, disables ldo7 on active to passive state transition 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 0 r/w ldo7_en 0: ldo7 disabled 1: ldo7 enabled table 102 : ldo8 _ cont register ad dress bit type label description 0x2d ldo8_cont 7 r/w ldo8_conf sequencer target state of ldo8_en 6:5 r/w vldo8_gpi gpio select target voltage vldo8_a on passive to active transition, selects target voltage vldo8_b on active to passive transition (immediate voltage change) 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio 13 controlled 4 r/w vldo8_sel ldo8 voltage is selected from (immediate change): 0: vldo8_a 1: vldo8_b 3 r/w ldo8_pd_dis 0: enable pull - down resistor 1: no pull - down resistor in disabled mode 2:1 r/w ldo8_gpi gpio enables ldo8 on passive to active state transition, disables ldo8 on active to passive state transition 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 0 r/w ldo8_en 0: ldo8 disabled 1: ldo8 enabled table 103 : ldo9 _ cont register ad dress bit type label description 0x2e ldo9_cont 7 r/w ldo9_conf sequencer target state of ldo9_en 6:5 r/w vldo9_gpi gpio select target voltage vldo9_a on passive to active transition, selects target voltage vldo9_b on active to passive transition (immediate voltage change) 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio 13 controlled da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 148 of 219 ? 2017 dialog semiconductor register ad dress bit type label description 4 r/w vldo9_sel ldo9 voltage is selected from (immediate change): 0: vldo9_a 1: vldo9_b 3 r/w ldo9_pd_dis 0: enable pull - down resistor 1: no pull - down resistor in disabled mode 2:1 r/w ldo9_gpi gpio enables ldo9 on passive to active state transition, disables ldo9 on active to passive state transition 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 0 r/w ldo9_en 0: ldo9 disabled 1: ldo9 enabled table 104 : ldo10 _ cont register ad dress bit type label description 0x2f ldo10_cont 7 r/w ldo10_conf sequencer target state of ldo10_en 6:5 r/w vldo10_gpi gpio select target voltage vldo10_a on passive to active transition, selects target voltage vldo10_b on active to passive transition (immediate voltage change) 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gp io13 controlled 4 r/w vldo10_sel ldo10 voltage is selected from (immediate change): 0: vldo10_a 1: vldo10_b 3 r/w ldo10_pd_dis 0: enable pull - down resistor 1: no pull - down resistor in disabled mode 2:1 r/w ldo10_gpi gpio enables ldo10 on passive to active state transition, disables ldo10 on active to passive state transition 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 0 r/w ldo10_en 0: ldo10 disabled 1: ldo10 enabled da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 149 of 219 ? 2017 dialog semiconductor table 105 : ldo11 _ cont register ad dress bit type label description 0x30 ldo11_cont 7 r/w ldo11_conf sequencer target state of ldo11_en 6:5 r/w vldo11_gpi gpio select target voltage vldo11_a on passive to active transition, selects target voltage vldo11_b on active to passive transition (immediate voltage change) 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gp io13 controlled 4 r/w vldo11_sel ldo11 voltage is selected from (immediate change): 0: vldo11_a 1: vldo11_b 3 r/w ldo11_pd_dis 0: enable pull - down resistor 1: no pull - down resistor in disabled mode 2:1 r/w ldo11_gpi gpio enables ldo11 on passive to active state transition, disables ldo11 on active to passive state transition 00: not controlled by gpio (sequencer control) 01: gpio1 controlled 10: gpio2 controlled 11: gpio13 controlled 0 r/w ldo11_en 0: ldo11 disabled 1: ldo11 enabled table 106 : vib register ad dress bit type label description 0x31 vib 7 :6 r/w reserved 5:0 r/w vib_set 000000: off - break, nmos on, pmos off 000001: 47.55 mv 000010: 95.1 mv average output level set in a range of 0 to 3 v in steps of 3 v/63 111111: 3.0 v table 107 : dvc _1 register ad dress bit type label description 0x32 dvc_1 7 r/w vldo3_sel ldo3 voltage is selected from (ramping): 0: vldo3_a 1: vldo3_b 6 r/w vldo2_sel ldo2 voltage is selected from (ramping): 0: vldo2_a 1: vldo2_b da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 150 of 219 ? 2017 dialog semiconductor register ad dress bit type label description 5 r/w vldo1_sel ldo1 voltage is selected from (ramping): 0: vldo1_a 1: vldo1_b 4 r/w vbperi_sel buckperi voltage is selected from (ramping): 0: vbperi_a 1: vbperi_b 3 r/w vbmem_sel buckmem voltage is selected from (ramping): 0: vbmem_a 1: vbmem_b 2 r/w vbpro_sel buckpro voltage is selected from (ramping): 0: vbpro_a 1: vbpro_b 1 r/w vbcore2_sel buckcore2 voltage is selected from (ramping): 0: vbcore2_a 1: vbcore2_b 0 r/w vbcore1_sel buckcore1 voltage is selected from (ramping): 0: vbcore1_a 1: vbcore1_b table 108 : dvc _2 register ad dress bit type label description 0x33 dvc_2 7 r/w vldo4_sel ldo4 voltage is selected from (ramping): 0: vldo4_a 1: vldo4_b 6 :1 r/w reserved 0 r/w vbio_sel buckio voltage is selected from (ramping): 0: vbio_a 1: vbio_b a.2.4 gpadc table 109 : adc _ man register ad dress bit type label description 0x34 adc_man 7 :6 r/w reserved 5 r/w adc_mode 0: measurement sequence interval 10 ms (economy mode) 1: measurement sequence interval 1 ms 4 r/w adc_man perform manual conversion. bit is reset to 0 when conversion is complete. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 151 of 219 ? 2017 dialog semiconductor register ad dress bit type label description 3:0 r/w adc_mux manual measurement selects: 0000: vsys port 0001: adcin1 0010: adcin2 0011: adcin3 0100: internal t - sense 0101: vbbat - voltage 0110: reserved 0111: reserved 1000: group 1 regulators voltage 1001: group 2 regulators voltage 1010: group 3 regulators voltage > 1010: reserved table 110 : adc _ cont register ad dress bit type label description 0x35 adc_cont 7 r/w comp1v2_en 0: disable 1.2 v comparator at adcin2 1: enable 1.2 v comparator 6 r/w ad3_isrc_en 0: disable adcin3 current source 1: enable adcin3 current source 5 r/w ad2_isrc_en 0: disable adcin2 current source 1: enable adcin2 current source 4 r/w ad1_isrc_en 0: disable adcin1 current source 1: enable adcin1 current source 3 r/w auto_ad3_en 0: adcin3 auto - measurements disabled 1: adcin3 auto - measurements enabled 2 r/w auto_ad2_en 0: adcin2 auto - measurements disabled 1: adcin2 auto - measurements enabled 1 r/w auto_ad1_en 0: adcin1 auto - measurements disabled 1: adcin1 auto - measurements enabled 0 r/w auto_vsys_en 0: vsys auto - measurements disabled when charger/vibration motor driver is off 1: vsys auto - measurements enabled table 111 : vsys _ mon register ad dress bit type label description 0x36 vsys_mon 7:0 r/w vsys_mon vsys_mon threshold setting (8 - bit). 00000000 corresponds to 2.5 v 11111111 corresponds to 5.5 v a.2.5 adc r esults table 112 : adc _ res _ l register ad dress bit type label description 0x37 adc_res_l 7:6 r adc_res_lsb 10 - bit manual conversion result (2 lsbs) 5:0 r reserved da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 152 of 219 ? 2017 dialog semiconductor table 113 : adc _ res _ h register ad dress bit type label description 0x38 adc_res_h 7:0 r adc_res_msb 10 - bit manual conversion result (8 msbs) table 114 : vsys _ res register ad dress bit type label description 0x39 vsys_res 7:0 r vsys_res 0x00 C 0xff: auto vsys conversion result (a0) 0x00 corresponds to 2.5 v 0xff corresponds to 5.5 v table 115 : adcin1 _ res register ad dress bit type label description 0x3a adcin1_res 7:0 r adcin1_res 0x00 C 0xff: auto adc adcin1 conversion result table 116 : adcin2 _ res register ad dress bit type label description 0x3b adcin2_res 7:0 r adcin2_res 0x00 C 0xff: auto adc adcin2 conversion result table 117 : adcin3 _ res register ad dress bit type label description 0x3c adcin3_res 7:0 r adcin3_res 0x00 C 0xff: auto adc adcin3 conversion result table 118 : mon _ a8 _ res register ad dress bit type label description 0x3d mon_a8_res 7:0 r mon_a8_res 0x00 C 0xff: regulator output voltage monitor 1 (a8) conversion result 0x00 corresponds to 0.0 v 0xff corresponds to 5.0 v table 119 : mon _ a9 _ res register ad dress bit type label description 0x3e mon_a9_res 7:0 r mon_a9_res 0x00 C 0xff: regulator output voltage monitor 2 (a9) conversion result 0x00 corresponds to 0.0 v 0xff corresponds to 5.0 v table 120 : mon _ a10 _ res register ad dress bit type label description 0x3f mon_a10_res 7:0 r mon_a10_res 0x00 C 0xff: regulator output voltage monitor 3 (a10) conversion result 0x00 corresponds to 0.0 v 0xff corresponds to 5.0 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 153 of 219 ? 2017 dialog semiconductor a.2.6 rtc c alendar and a larm table 121 : count _ s register ad dress bit type label description 0x40 count_s 7 r rtc_read a sserted when below registers ha ve been transferred from rtc logic into host readable registers ( for example, after leaving por) 6 r reserved 5:0 r/w count_sec 0x00 C 0x3b: rtc seconds read - out. a read of this register latches the current rtc calendar count into the registers count_s to count_y cohererent for approx 0.5 s). table 122 : count _ mi register ad dress bit type label description 0x41 count_mi 7:6 r reserved 5:0 r/w count_min 0x00 C 0x3b: rtc minutes read - out table 123 : count _ h register ad dress bit type label description 0x42 count_h 7:5 r reserved 4:0 r/w count_hour 0x00 C 0x17: rtc hours read - out table 124 : count _ d register ad dress bit type label description 0x43 count_d 7:5 r reserved 4:0 r/w count_day 0x01 C 0x1f: rtc days read - out table 125 : count _ mo register ad dress bit type label description 0x44 count_mo 7:4 r reserved 3:0 r/w count_month 0x01 C 0x0c: rtc months read - out table 126 : count _ y register ad dress bit type label description 0x45 count_y 7 r reserved 6 r/w monitor read - out 0 indicates that the power was lost. read - out of 1 indicates that the clock is ok set to 1 when setting time to arm rtc monitor function. cannot be cleared via register write. 5:0 r/w count_year 0x00 C 0x3f: rtc years read - out (0 corresponds to year 2000). a write to this register latches the registers count_s to count_y into the current rtc calendar counters. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 154 of 219 ? 2017 dialog semiconductor table 127 : alarm _ s register ad dress bit type label description 0x46 alarm_s 7:6 r alarm_type alarm event caused by: 00: no alarm 01: tick 10: timer alarm 11: both 5:0 r/w alarm_sec 0x00 C 0x3b: alarm seconds setting table 128 : alarm _ mi register ad dress bit type label description 0x47 alarm_mi 7:6 r reserved 5:0 r/w alarm_min 0x00 C 0x3b: alarm minutes setting table 129 : alarm _ h register a d dress bit type label description 0x48 alarm_h 7:5 r reserved 4:0 r/w alarm_hour 0x00 C 0x17: alarm hours setting table 130 : alarm _ d register address bit type label description 0x49 alarm_d 7:5 r reserved 4:0 r/w alarm_day 0x01 C 0x1f: alarm days setting table 131 : alarm _ mo register address bit type label description 0x4a alarm_mo 7:6 r reserved 5 r/w tick_wake tick alarm wakeup 0: disabled 1: enabled 4 r/w tick_type tick alarm interval is: 0: one second 1: one minute 3:0 r/w alarm_month 0x01 C 0x0c: alarm months setting table 132 : alarm _ y register address bit type label description 0x4b alarm_y 7 r/w tick_on 0: tick function is disabled 1: periodic tick alarm enabled 6 r/w alarm_on 0: alarm function is disabled 1: alarm enabled 5:0 r/w alarm_year 0x00 C 0x3f: alarm years setting (0 corresponds to year 2000). a write to this register latches the registers alarm_mi to alarm_y da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 155 of 219 ? 2017 dialog semiconductor table 133 : second _ a register address bit type label description 0x4c second_a 7:0 r seconds_a rtc seconds counter a (lsbs). a read of this register latches the current 32 - bit counter into the registers second_a to second_d (cohererent for approx 0.5 s). table 134 : second _ b register address bit type label description 0x4d second_b 7:0 r seconds_b rtc seconds counter b table 135 : second _ c register address bit type label description 0x4e second_c 7:0 r seconds_c rtc seconds counter c table 136 : second _ d register address bit type label description 0x4f second_d 7:0 r seconds_d rtc seconds counter d (msbs) table 137 : copmic_ s to copmic_ e register address bit type label description 0x50 copmic_s 7:0 r reserved reserved for co - pmic 0x67 copmic_e 7:0 r reserved reserved for co - pmic table 138 : chg _ co _ s to chg _ co _ e register address bit type label description 0x68 chg_co_s 7:0 r reserved reserved for companion charger 0x7f chg_co_e 7:0 r reserved reserved for companion charger a.3 register page 1 table 139 : page _ con register address bit type label description 0x80 page_con 7 rw revert see register 0x00 , table 57 6 rw write_mode 5:3 rw reserved 2:0 rw reg_page da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 156 of 219 ? 2017 dialog semiconductor a.3.1 power sequencer table 140 : seq register address bit type label description 0x81 seq 7:4 r/w nxt_seq_start start time slot for first sequencing after being modified via register write 3:0 r seq_pointer actual pointer position (time slot) of power sequencer table 141 : seq _ timer register address bit type label description 0x82 seq_timer 7:4 r/w seq_dummy 0000: 32 s 0001: 64 s 0010: 96 s 0011: 128 s 0100: 160 s 0101: 192 s 0110: 224 s 0111: 256 s 1000: 288 s 1001: 384 s 1010: 448 s 1011: 512 s 1100: 1.024 ms 1101: 2.048 ms 1110: 4.096 ms 1111: 8.192 ms 3:0 r/w seq_time 0000: 32 s 0001: 64 s 0010: 96 s 0011: 128 s 0100: 160 s 0101: 192 s 0110: 224 s 0111: 256 s 1000: 288 s 1001: 384 s 1010: 448 s 1011: 512 s 1100: 1.024 ms 1101: 2.048 ms 1110: 4.096 ms 1111: 8.192 ms table 142 : id _2_1 register address bit type label description 0x83 id_2_1 7:4 r/w ldo2_step power sequencer time slot for ldo2 control 3:0 r/w ldo1_step power sequencer time slot for ldo1 control table 143 : id _4_3 register address bit type label description 0x84 id_4_3 7:4 r/w ldo4_step power sequencer time slot for ldo4 control 3:0 r/w ldo3_step power sequencer time slot for ldo3 control da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 157 of 219 ? 2017 dialog semiconductor table 144 : id _6_5 register address bit type label description 0x85 id_6_5 7:4 r/w ldo6_step power sequencer time slot for ldo6 control 3:0 r/w ldo5_step power sequencer time slot for ldo5 control table 145 : id _8_7 register address bit type label description 0x86 id_8_7 7:4 r/w ldo8_step power sequencer time slot for ldo8 control 3:0 r/w ldo7_step power sequencer time slot for ldo7 control table 146 : id _10_9 register address bit type label description 0x87 id_10_9 7:4 r/w ldo10_step power sequencer time slot for ldo10 control 3:0 r/w ldo9_step power sequencer time slot for ldo9 control table 147 : id _12_11 register address bit type label description 0x88 id_12_11 7:4 r/w pd_dis_step power sequencer time slot for control of blocks to be disabled/paused during powerdown mode 3:0 r/w ldo11_step power sequencer time slot for ldo11 control table 148 : id _14_13 register address bit type label description 0x89 id_14_13 7:4 r/w buckcore2_step power sequencer time slot for control of buckcore2 (disabled in buckcore dual phase mode) 3:0 r/w buckcore1_step power sequencer time slot for control of buckcore1 table 149 : id _16_15 register address bit type label description 0x8a id_16_15 7:4 r/w buck_io_step power sequencer time slot for control of buckpro 3:0 r/w buckpro_step power sequencer time slot for control of buckpro table 150 : id _18_17 register address bit type label description 0x8b id_18_17 7:4 r/w buckperi_step power sequencer time slot for control of buckperi 3:0 r/w buckmem_step power sequencer time slot for control of buckmem da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 158 of 219 ? 2017 dialog semiconductor table 151 : id _20_19 register address bit type label description 0x8c id_20_19 7:4 r/w peri_sw_step power sequencer time slot for control of peri rail switch 3:0 r/w core_sw_step power sequencer time slot for control of core rail switch table 152 : id _22_21 register address bit type label description 0x8d id_22_21 7:4 r/w gp_fall1_step power sequencer time slot for falling edge control of gpo2 3:0 r/w gp_rise1_step power sequencer time slot for rising edge control of gpo2 table 153 : id _24_23 register address bit type label description 0x8e id_24_23 7:4 r/w gp_fall2_step power sequencer time slot for falling edge control of gpo7 3:0 r/w gp_rise2_step power sequencer time slot for rising edge control of gpo7 table 154 : id _26_25 register address bit type label description 0x8f id_26_25 7:4 r/w gp_fall3_step power sequencer time slot for falling edge control of gpo8 3:0 r/w gp_rise3_step power sequencer time slot for rising edge control of gpo8 table 155 : id _28_27 register address bit type label description 0x90 id_28_27 7:4 r/w gp_fall4_step power sequencer time slot for falling edge control of gpo9 3:0 r/w gp_rise4_step power sequencer time slot for rising edge control of gpo9 table 156 : id _30_29 register address bit type label description 0x91 id_30_29 7:4 r/w gp_fall5_step power sequencer time slot for falling edge control of gpo11 3:0 r/w gp_rise5_step power sequencer time slot for rising edge control of gpo11 da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 159 of 219 ? 2017 dialog semiconductor table 157 : id _32_31 register address bit type label description 0x92 id_32_31 7:4 r/w en32k_step power sequencer time slot for enable/disable of 32k output signals 3:0 r/w wait_step power sequencer time slot that gates the progress with state of gpi10 (or used a dedicated delay timer) table 158 : reserved register address bit type label description 0x93 7: 0 r/w reserved table 159 : seq _ a register address bit type label description 0x95 seq_a 7:4 r/w power_end otp pointer to last supply of domain power 3:0 r/w system_end otp pointer to last supply of domain system table 160 : seq _ b register address bit type label description 0x96 seq_b 7:4 r/w part_down otp pointer for partial powerdown mode 3:0 r/w max_count otp pointer to last supply of domain power1 table 161 : wait register address bit type label description 0x97 wait 7:6 r/w wait_dir 00: no wait during power sequencing 01: wait during power - up sequence 10:: wait during power - down sequence 11: wait during power - up and power - down sequence 5 r/w time_out 0: no time limit 1: 500 ms time out for waiting gpio10 to get active 4 r/w wait_mode 0: wait for gpio10 to be active 1: timer mode (start timer and wait for expire) da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 160 of 219 ? 2017 dialog semiconductor register address bit type label description 3:0 r/w wait_time 0000: 0.0 s 0001: 512 s 0010: 1.0 ms 0011: 2.0 ms 0100: 4.1 ms 0101: 8.2 ms 0110: 16.4 ms 0111: 32.8 ms 1000: 65.5 ms 1001: 128 ms 1010: 256 ms 1011: 512 ms 1100: 1.0 s 1101: 2.1 s 1110: 4.2 s 1111: 8.4 s table 162 : en _ 32k register address bit type label description 0x98 en_32k 7 r/w en_32kout 0: 32k clock buffer off (out_32k) 1: 32k clock buffer enabled (out_32k), when powering up with a power sequence including en32k_step the buffer is enabled when reaching en32k_step, in case the power sequence includes pd_dis_step with out_32k_pause asserted the buffer enable is delayed until reaching pd_dis_step on t he way up note: with out_clock being asserted the buffer enable is delayed until 32k oscillator signal is stable 6 r/w rtc_clock 0: no gating of rtc calendar clock 1: clock to rtc counter is gated until 32k oscillator stabilisation timer has expired 5 r/w out_clock 0: no gating of out_32k and clock signals at gp_fb3 1: clock to buffers is gated until 32k oscillation stabilisation timer has expired (indicating stable 32k oscillator signal) 4 r/w delay_mode 0: start stabilisation timer when duty cycle of oscillator signal is in between 30% and 70% 1: start stabilisation timer when crystal is asserted, rtc_en changed or when leaving delivery/no - power mode with crystal asserted 3 r/w crystal 0: no 32 khz crystal connected (bypass via xout) 1: 32 khz cr ystal connected da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 161 of 219 ? 2017 dialog semiconductor register address bit type label description 2:0 r/w stabilisation_time time to allow crystal oscillator to stabilize: 000: 0.0 s (delay off) 001: 0.52 s 010: 1.0 s 011: 1.5 s 100: 2.1 s 101: 2.6 s 110: 3.1 s 111: 3.6 s table 163 : reset register address bit type label description 0x99 reset 7:6 r/w reset_event reset timer started by 00: ext_wakeup 01: sys_up 10: pwr_up 11: leaving pmic reset state (do not use in combination with nres_mode = 1) 5:0 r/w reset_timer 000000: 0.000 ms 000001: 1.024 ms 000010: 2.048 ms 000011: 3.072 ms 000100: 4.096 ms 000101: 5.120 ms . 011110: 30.720 ms 011111: 31.744 ms 100000: 32.768 ms 100001: 65.536 ms 100010: 98.304 ms .. 111101: 983.040 ms 111110: 1015.808 ms 111111: 1048.576 ms a.3.2 regulator settings table 164 : buck _ ilim _ a register address bit type label description 0x9a buck_ilim_a 7:4 r/w bmem_ilim buckmem current limit (all limits x2 in merge mode) 0000:1500 ma 0001:1600 ma 0010:1700 ma 0011:1800 ma 0100:1900 ma 0101:2000 ma 0110:2100 ma 0111:2200 ma 1000:2300 ma 1001:2400 ma 1010:2500 ma 1011:2600 ma 1100:2700 ma 1101:2800 ma 1110:2900 ma 1111:3000 ma da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 162 of 219 ? 2017 dialog semiconductor register address bit type label description 3:0 r/w bio_ilim buckio current limit 0000:1500 ma 0001:1600 ma 0010:1700 ma 0011:1800 ma 0100:1900 ma 0101:2000 ma 0110:2100 ma 0111:2200 ma 1000:2300 ma 1001:2400 ma 1010:2500 ma 1011:2600 ma 1100:2700 ma 1101:2800 ma 1110:2900 ma 1111:3000 ma table 165 : buck _ ilim _ b register address bit type label description 0x9b buck_ilim_b 7:4 r/w bperi_ilim buckperi current limit 0000:1500 ma 0001:1600 ma 0010:1700 ma 0011:1800 ma 0100:1900 ma 0101:2000 ma 0110:2100 ma 0111:2200 ma 1000:2300 ma 1001:2400 ma 1010:2500 ma 1011:2600 ma 1100:2700 ma 1101:2800 ma 1110:2900 ma 1111:3000 ma 3:0 r/w bpro_ilim buckpro current limit (all limits x2 in full - current mode ) 0000:500 ma 0001:600 ma 0010:700 ma 0011:800 ma 0100:900 ma 0101:1000 ma 0110:1100 ma 0111:1200 ma 1000:1300 ma 1001:1400 ma 1010:1500 ma 1011:1600 ma 1100:1700 ma 1101:1800 ma 1110:1900 ma 1111:2000 ma da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 163 of 219 ? 2017 dialog semiconductor table 166 : buck _ ilim _ c register address bit type label description 0x9c buck_ilim_c 7:4 r/w bcore2_ilim buckcore2 current limit (all limits x2 in full - current mode ) 0000:500 ma 0001:600 ma 0010:700 ma 0011:800 ma 0100:900 ma 0101:1000 ma 0110:1100 ma 0111:1200 ma 1000:1300 ma 1001:1400 ma 1010:1500 ma 1011:1600 ma 1100:1700 ma 1101:1800 ma 1110:1900 ma 1111:2000 ma 3:0 r/w bcore1_ilim buckcore1 current limit (all limits x2 in full - current mode ) 0000:500 ma 0001:600 ma 0010:700 ma 0011:800 ma 0100:900 ma 0101:1000 ma 0110:1100 ma 0111:1200 ma 1000:1300 ma 1001:1400 ma 1010:1500 ma 1011:1600 ma 1100:1700 ma 1101:1800 ma 1110:1900 ma 1111:2000 ma table 167 : bcore2 _ conf register address bit type label description 0x9d bcore2_conf 7: 6 r/w bcore2_mode 00: sleep/synchronous mode controlled via voltage a and b registers 01: buckcore2 always operates in sleep mode 10: buckcore2 always operates in synchronous mode 11: buckcore2 operates in automatic mode 5 r/w bcore2_pd_dis 0: enable pull - down resistor (automatically disabled in dual - phase mode) 1: no pull - down resistor in disabled mode 4:3 reserved da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 1 64 of 219 ? 2017 dialog semiconductor register address bit type label description 2:0 r/w bcore2_fb buckcore2 feedback signal is created out of: xx1: vbuckcore2 x1x: core_sws 1xx: peri_sws each switch connected to the output of the buck may be selected; setting 0b000 is invalid table 168 : bcore1 _ conf register address bit type label description 0x9e bcore1_conf 7:6 r/w bcore1_mode 00: sleep/synchronous mode controlled via voltage a and b registers 01: buckcore1 always operates in sleep mode 10: buckcore1 always operates in synchronous mode 11: buckcore1 operates in automatic mode 5 r/w bcore1_pd_dis 0: enable pull - down resistor 1: no pull - down resistor in disabled mode 4:3 reserved 2:0 r/w bcore1_fb buckcore feedback signal is created out of: 000: bcore_merge= 0: vbuckcore1 bcore_merge= 1: differential remote sensing via vbuckcore1 C vbuckcore2 and output capacitor voltage sense via port core_sws or gp_fb_2 xx1: vbuckcore1 x1x: core_sws 1xx: peri_sws each switch connected to the output of the buck may be selected; setting 0b000 disables sense voltage mixer for buckcore table 169 : bpro _ conf register address bit type label description 0x9f bpro_conf 7:6 r/w bpro_mode 00: sleep/synchronous mode controlled via voltage a and b registers 10: buckpro always operates in sleep mode 10: buckpro always operates in synchronous 11: buckpro operates in automatic mode 5 r/w bpro_pd_dis 0: enable pull - down resistor 1: no pull - down resistor in disabled mode da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 165 of 219 ? 2017 dialog semiconductor register address bit type label description 4 r/w bpro_vtt_en 0: buck voltage mode 1: vtt mode, buck target voltage tracks 50% of vddq sense port (requires bpro_vttr_en to be asserted as well) 3 r/w bpro_vttr_en 0: vttr port is assigned to e_cmp1v2, port vddq provides status of e_gpi2 1: vttr port provides 50% of vddq voltage 2:0 r/w bpro_fb buckpro feedback signal is created out of: xx1: vbuckpro x1x: core_sws 1xx: peri_sws each switch connected to the output of the buck may be selected; setting 0b000 is invalid table 170 : bio _ conf register address bit type label description 0xa0 bio_conf 7:6 r/w bio_mode 00: sleep/synchronous mode controlled via voltage a and b registers 10: buckio always operates in sleep mode 10: buckio always operates in synchronous 11: buckio operates in automatic mode 5 r/w bio_pd_dis 0: enable pull - down resistor 1: no pull - down resistor in disabled mode 4:3 reserved 2:0 r/w bio_fb buckio feedback signal is created out of: xx1: vbuckbio x1x: core_sws 1xx: peri_sws each switch connected to the output of the buck may be selected; setting 0b000 is invalid table 171 : bmem _ conf register address bit type label description 0xa1 bmem_conf 7:6 r/w bmem_ mode 00: sleep/synchronous mode controlled via voltage a and b registers 01: buckmem always operates in sleep mode 10: buckmem always operates in synchronous mode 11: buckmem operates in automatic mode 5 r/w bmem_pd_dis 0: enable pull - down resistor 1: no pull - down resistor in disabled mode 4:3 reserved da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 166 of 219 ? 2017 dialog semiconductor register address bit type label description 2:0 r/w bmem_fb buckmem feedback signal is created out of: xx1: vbuckmem x1x: core_sws 1xx: peri_sws each switch connected to the output of the buck may be selected; setting 0b000 is invalid table 172 : bperi _ conf register address bit type label description 0xa2 bperi_conf 7:6 r/w bperi_ mode 00: sleep/synchronous mode controlled via voltage a and b registers 01: buckperi always operates in sleep mode 10: buckperi always operates in synchronous mode 11: buckperi operates in automatic mode 5 r/w bperi_pd_dis 0: enable pull - down resistor 1: no pull - down resistor in disabled mode 4:3 reserved 2:0 r/w bperi_fb buckperi feedback signal is created out of: xx1: vbuckperi x1x: core_sws 1xx: peri_sws each switch connected to the output of the buck may be selected; setting 0b0000 is invalid table 173 : vbcore2 _ a register address bit type label description 0xa3 vbcore2_a 57 7 r/w bcore2_sl_a 0: configures buckcore2 to synchronous mode, when selecting a voltage settings 1: configures buckcore2 to sleep mode, when selecting a voltage settings 6:0 r/w vbcore2_a 0000000: 0.30 v 0000001: 0.31 v 0000010: 0.32 v 0000011: 0.33 v 0000100: 0.34 v 0000101: 0.35 v 0100101: 0.67 v 0100110: 0.68 v 0100111: 0.69 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 167 of 219 ? 2017 dialog semiconductor register address bit type label description 0101000: 0.70 v 0101001: 0.71 v 1010000: 1.10 v 1110011: 1.45 v 1110100: 1.46 v 1110101: 1.47 v 1110110: 1.48 v 1110111: 1.49 v 1111000: 1.50 v 1111001: 1.51 v 1111010: 1.52 v 1111011: 1.53 v 1111100: 1.54 v 1111101: 1.55 v 1111110: 1.56 v 1111111: 1.57 v pwm mode voltage range table 174 : vbcore1 _ a register address bit type label description 0xa4 vbcore1_a 7 r/w bcore1_sl_a 0: configures buckcore1 to synchronous mode, when selecting a voltage settings 1: configures buckcore1 to sleep mode, when selecting a voltage settings 6:0 r/w vbcore1_a 0000000: 0.30 v 0000001: 0.31 v 0000010: 0.32 v 0000011: 0.33 v 0000100: 0.34 v 0000101: 0.35 v 0100101: 0.67 v 0100110: 0.68 v 0100111: 0.69 v 0101000: 0.70 v 0101001: 0.71 v 1010000: 1.10 v 1110011: 1.45 v 1110100: 1.46 v 1110101: 1.47 v 1110110: 1.48 v 1110111: 1.49 v 1111000: 1.50 v 1111001: 1.51 v 1111010: 1.52 v 1111011: 1.53 v 1111100: 1.54 v 1111101: 1.55 v 1111110: 1.56 v 1111111: 1.57 v pwm mode voltage range da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 168 of 219 ? 2017 dialog semiconductor table 175 : vbpro _ a register address bit type label description 0xa5 vbpro_a 7 r/w bpro_sl_a 0: configures buckpro to synchronous mode, when selecting a voltage settings 1: configures buckpro to sleep mode, when selecting a voltage settings 6:0 r/w vbpro_a 0000000: 0.53 v 0000001: 0.54 v 0000010: 0.55 v 0000011: 0.56 v 0000100: 0.57 v 0000101: 0.58 v 0010000: 0.69 v 0010001: 0.70 v 0010010: 0.71 v 0010011: 0.72 v 0010100: 0.73 v 0010101: 0.74 v 0010110: 0.75 v 1000011: 1.20 v 1110011: 1.68 v 1110100: 1.69 v 1110101: 1.70 v 1110110: 1.71 v 1110111: 1.72 v 1111000: 1.73 v 1111001: 1.74 v 1111010: 1.75 v 1111011: 1.76 v 1111100: 1.77 v 1111101: 1.78 v 1111110: 1.79 v 1111111: 1.80 v pwm mode voltage range table 176 : vbmem _ a register address bit type label description 0xa6 vbmem_a 7 r/w bmem_sl_a 0: configures buckmem to synchronous mode, when selecting a voltage settings 1: configures buckmem to sleep mode, when selecting a voltage settings 6:0 r/w vbmem_a 0000000: 0.80 v 0000001: 0.82 v 0000010: 0.84 v 0010100: 1.20 v ... 0111100: 2.00 v 0111101: 2.02 v 0111110: 2.04 v 0111111: 2.06 v 1111111: 3.34 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 169 of 219 ? 2017 dialog semiconductor table 177 : vbio _ a register address bit type label description 0xa7 vbio_a 7 r/w 0: configures buckio to synchronous mode, when selecting a voltage settings 1: configures buckio to sleep mode, when selecting a voltage settings 6:0 r/w vbio_a 0000000: 0.80 v 0000001: 0.82 v 0000010: 0.84 v 0010100: 1.20 v ... 0111100: 2.00 v 0111101: 2.02 v 0111110: 2.04 v 0111111: 2.06 v 1111111: 3.34 v table 178 : vbperi _ a register address bit type label description 0xa8 vbperi_a 7 r/w bperi_sl_a 0: configures buckperi to synchronous mode, when selecting a voltage settings 1: configures buckperi to sleep mode, when selecting a voltage settings 6:0 r/w vbperi_a 0000000: 0.80 v 0000001: 0.82 v 0000010: 0.84 v 0110010: 1.80 v ... 0111100: 2.00 v 0111101: 2.02 v 0111110: 2.04 v 0111111: 2.06 v 1111111: 3.34 v table 179 : vldo1 _ a register address bit type label description 0xa9 vldo1_a 7 r/w ldo1_sl_a 0: configures ldo to half - current mode , when selecting a voltage settings 1: configures ldo to sleep mode, when selecting a voltage settings 6 r/w reserved da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 170 of 219 ? 2017 dialog semiconductor register address bit type label description 5:0 r/w vldo1_a 000000: 0.60 v 000001: 0.62 v 000010: 0.64 v 000011: 0.66 v 000100: 0.68 v 000101: 0.70 v 000110: 0.72 v 000111: 0.74 v 001000: 0.76 v 001001: 0.78 v 001010: 0.80 v 001011: 0.82 v 001100: 0.82 v 001101: 0.86 v 001110: 0.88 v 001111: 0.90 v 010000: 0.92 v 010001: 0.94 v 010010: 0.96 v 010011: 0.98 v 010100: 1.00 v 010101: 1.02 v 010110: 1.04 v 010111: 1.06 v 011000: 1.08 v 011001: 1.10 v 011010: 1 .12 v 011011: 1.14 v 011100: 1.16 v 011101: 1.18 v 011110: 1.20 v 011111: 1.22 v 100000: 1.24 v 100001: 1.26 v 111000: 1.72 v 111001: 1.74 v 111010: 1.76 v 111011: 1.78 v 111100: 1.80 v 111101: 1.82 v 111110: 1.84 v 111111: 1.86 v table 180 : vldo2 _ a register address bit type label description 0xaa vldo2_a 7 r/w ldo2_sl_a 0: configures ldo to half - current mode , when selecting a voltage settings 1: configures ldo to sleep mode, when selecting a voltage settings 6 r/w reserved da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 171 of 219 ? 2017 dialog semiconductor register address bit type label description 5:0 r/w vldo2_a 000000: 0.60 v 000001: 0.62 v 000010: 0.64 v 000011: 0.66 v 000100: 0.68 v 000101: 0.70 v 000110: 0.72 v 000111: 0.74 v 001000: 0.76 v 001001: 0.78 v 001010: 0.80 v 001011: 0.82 v 001100: 0.82 v 001101: 0.86 v 001110: 0.88 v 001111: 0.90 v 010000: 0.92 v 010001: 0.94 v 010010: 0.96 v 010011: 0.98 v 010100: 1.00 v 010101: 1.02 v 010110: 1.04 v 010111: 1.06 v 011000: 1.08 v 011001: 1.10 v 011010: 1.12 v 011011: 1.14 v 011100: 1.16 v 011101: 1.18 v 011110: 1.20 v 011111: 1.22 v 100000: 1.24 v 100001: 1.26 v 111000: 1.72 v 111001: 1.74 v 111010: 1.76 v 111011: 1.78 v 111100: 1.80 v 111101: 1.82 v 111110: 1.84 v 111111: 1.86 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 172 of 219 ? 2017 dialog semiconductor table 181 : vldo3 _ a register address bit type label description 0xab vldo3_a 7 r/w ldo3_sl_a 0: configures ldo to half - current mode , when selecting a voltage settings 1: configures ldo to sleep mode, when selecting a voltage settings 6:0 r/w vldo3_a 0000000: 0.90 v 0000001: 0.92 v 0000010: 0.94 v 0000011: 0.96 v 0000100: 0.98 v 0000101: 1.00 v 0000110: 1.02 v 0000111: 1.04 v 0001000: 1.06 v 0001001: 1.08 v 0001010: 1.10 v 0001011: 1.12 v 0001100: 1.14 v 0001101: 1.16 v 0001110: 1.18 v 0001111: 1.20 v 0010000: 1.22 v 0010001: 1.24 v 0010010: 1.26 v 0010011: 1.28 v 0010100: 1.30 v 0010101: 1.32 v ... 1110000: 3.14 v 1110001: 3.16 v 1110010: 3.18 v 1110011: 3.20 v 1110100: 3.22 v 1110101: 3.24 v 1110110: 3.26 v 1110111: 3.28 v 1111000: 3.30 v 1111001: 3.32 v 1111010: 3.34 v 1111011: 3.36 v 1111100: 3.38 v 1111101: 3.40 v 1111110: 3.4 2 v 1111111: 3.44 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 173 of 219 ? 2017 dialog semiconductor table 182 : vldo4 _ a register address bit type label description 0xac vldo4_a 7 r/w ldo4_sl_a 0: configures ldo to half - current mode , when selecting a voltage settings 1: configures ldo to sleep mode, when selecting a voltage settings 6:0 r/w vldo4_a 0000000: 0.90 v 0000001: 0.92 v 0000010: 0.94 v 0000011: 0.96 v 0000100: 0.98 v 0000101: 1.00 v 0000110: 1.02 v 0000111: 1.04 v 0001000: 1.06 v 0001001: 1.08 v 0001010: 1.10 v 0001011: 1.12 v 0001100: 1.14 v 0001101: 1.16 v 0001110: 1.18 v 0001111: 1.20 v 0010000: 1.22 v 0010001: 1.24 v 0010010: 1.26 v 0010011: 1.28 v 0010100: 1.30 v 0010101: 1.32 v ... 1110000: 3.14 v 1110001: 3.16 v 1110010: 3.18 v 1110011: 3.20 v 1110100: 3.22 v 1110101: 3.24 v 1110110: 3.26 v 1110111: 3.28 v 1111000: 3.30 v 1111001: 3.32 v 1111010: 3.34 v 1111011: 3.36 v 1111100: 3.38 v 1111101: 3.40 v 1111110: 3.42 v 1111111: 3.44 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 174 of 219 ? 2017 dialog semiconductor table 183 : vldo5 _ a register address bit type label description 0xad vldo5_a 7 r/w ldo5_sl_a 0: configures ldo to half - current mode , when selecting a voltage settings 1: configures ldo to sleep mode, when selecting a voltage settings 6 r/w reserved 5:0 r/w vldo5_a 000000: 0.90 v 000001: 0.90 v 000010: 0.90 v 000011: 0.95 v 000100: 1.00 v 000101: 1.05 v 000110: 1.10 v 000111: 1.15 v 001000: 1.20 v 001001: 1.25 v 001010: 1.30 v 001011: 1.35 v 001100: 1.40 v 001101: 1.45 v 001110: 1.50 v 001111: 1.55 v 010000: 1.60 v 010001: 1.65 v 010010: 1.70 v 010011: 1.75 v 010100: 1.80 v 0 10101: 1.85 v ... 100010: 2.50 v 100011: 2.55 v 100100: 2.60 v 100101: 2.65 v 100110: 2.70 v 100111: 2.75 v 101000: 2.80 v 101001: 2.85 v 101010: 2.90 v 101011: 2.95 v 101100: 3.00 v 101101: 3.05 v 101110: 3.10 v 101111: 3.15 v 110000: 3.20 v 110001: 3.25 v 110010: 3.30 v 110011: 3.35 v 110100: 3.40 v 110101: 3.45 v 110110: 3.50 v 110111: 3.55 v 111000: 3.60 v >111000: 3.60 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 175 of 219 ? 2017 dialog semiconductor table 184 : vldo6 _ a register address bit type label description 0xae vldo6_a 7 r/w ldo6_sl_a 0: configures ldo to half - current mode , when selecting a voltage settings 1: configures ldo to sleep mode, when selecting a voltage settings 6 r/w reserved 5:0 r/w vldo6_a 000000: 0.90 v 000001: 0.90 v 000010: 0.90 v 000011: 0.95 v 000100: 1.00 v 000101: 1.05 v 000110: 1.10 v 000111: 1.15 v 001000: 1.20 v 001001: 1.25 v 001010: 1.30 v 001011: 1.35 v 001100: 1.40 v 001101: 1.45 v 001110: 1.50 v 001111: 1.55 v 010000: 1.60 v 010001: 1.65 v 010010: 1.70 v 010011: 1.75 v 010100: 1.80 v 010101: 1.85 v ... 100010: 2.50 v 100011: 2.55 v 100100: 2.60 v 100101: 2.65 v 100110: 2.70 v 100111: 2.75 v 101000: 2.80 v 101001: 2.85 v 101010: 2.90 v 101011: 2.95 v 101100: 3.00 v 101101: 3.05 v 101110: 3.10 v 101111: 3.15 v 110000: 3.20 v 110001: 3.25 v 110010: 3.30 v 110011: 3.35 v 110100: 3.40 v 110101: 3.45 v 110110: 3.50 v 110111: 3.55 v 111000: 3.60 v >111000: 3.60 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 176 of 219 ? 2017 dialog semiconductor table 185 : vldo7 _ a register address bit type label description 0xaf vldo7_a 7 r/w ldo7_sl_a 0: configures ldo to half - current mode , when selecting a voltage settings 1: configures ldo to sleep mode, when selecting a voltage settings 6 r/w reserved 5:0 r/w vldo7_a 000000: 0.90 v 000001: 0.90 v 000010: 0.90 v 000011: 0.95 v 000100: 1.00 v 000101: 1.05 v 000110: 1.10 v 000111: 1.15 v 001000: 1.20 v 001001: 1.25 v 001010: 1.30 v 001011: 1.35 v 001100: 1.40 v 001101: 1.45 v 001110: 1.50 v 001111: 1.55 v 010000: 1.60 v 010001: 1.65 v 010010: 1.70 v 010011: 1.75 v 010100: 1.80 v 010101: 1.85 v ... 100010: 2.50 v 100011: 2.55 v 100100: 2.60 v 100101: 2.65 v 100110: 2.70 v 100111: 2.75 v 101000: 2.80 v 101001: 2.85 v 101010: 2.90 v 101011: 2.95 v 101100: 3.00 v 101101: 3.05 v 101110: 3.10 v 101111: 3.15 v 110000: 3.20 v 110001: 3.25 v 110010: 3.30 v 110011: 3.35 v 110100: 3 .40 v 110101: 3.45 v 110110: 3.50 v 110111: 3.55 v 111000: 3.60 v >111000: 3.60 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 177 of 219 ? 2017 dialog semiconductor table 1 86 : vldo8 _ a register address bit type label description 0xb0 vldo8_a 7 r/w ldo8_sl_a 0: configures ldo to half - current mode , when selecting a voltage settings 1: configures ldo to sleep mode, when selecting a voltage settings 6 r/w reserved 5:0 r/w vldo8_a 000000: 0.90 v 000001: 0.90 v 000010: 0.90 v 000011: 0.95 v 000100: 1.00 v 000101: 1.05 v 000110: 1.10 v 000111: 1.15 v 001000: 1.20 v 001001: 1.25 v 001010: 1.30 v 001011: 1.35 v 001100: 1.40 v 001101: 1.45 v 001110: 1.50 v 001111: 1.55 v 010000: 1.60 v 010001: 1.65 v 010010: 1.70 v 010011: 1.75 v 010100: 1.80 v 010101: 1.85 v ... 100010: 2.50 v 100011: 2.55 v 100100: 2.60 v 100101: 2.65 v 100110: 2.70 v 100111: 2.75 v 101000: 2.80 v 101001: 2.85 v 101010: 2.90 v 101011: 2.95 v 101100: 3.00 v 101101: 3.05 v 101110: 3.10 v 101111: 3.15 v 110000: 3.20 v 110001: 3.25 v 110010: 3.30 v 110011: 3.35 v 110100: 3.40 v 110101: 3.45 v 110110: 3.50 v 110111: 3.55 v 111000: 3.60 v >111000: 3.60 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 178 of 219 ? 2017 dialog semiconductor table 187 : vldo9 _ a register address bit type label description 0xb1 vldo9_a 7 r/w ldo9_sl_a 0: configures ldo to half - current mode , when selecting a voltage settings 1: configures ldo to sleep mode, when selecting a voltage settings 6 r/w reserved 5:0 r/w vldo9_a 000000: not used 000001: 0.95 v 000010: 0.95 v 000011: 0.95 v 000100: 1.00 v 000101: 1.05 v 000110: 1.10 v 000111: 1.15 v 001000: 1.20 v 001001: 1.25 v 001010: 1.30 v 001011: 1.35 v 001100: 1.40 v 001101: 1.45 v 001110: 1.50 v 001111: 1.55 v 010000: 1.60 v 010001: 1.65 v 010010: 1.70 v 010011: 1.75 v 010100: 1.80 v 010101: 1.85 v ... 100010: 2.50 v 100011: 2.55 v 100100: 2.60 v 100101: 2.65 v 100110: 2.70 v 100111: 2.7 5 v 101000: 2.80 v 101001: 2.85 v 101010: 2.90 v 101011: 2.95 v 101100: 3.00 v 101101: 3.05 v 101110: 3.10 v 101111: 3.15 v 110000: 3.20 v 110001: 3.25 v 110010: 3.30 v 110011: 3.35 v 110100: 3.40 v 110101: 3.45 v 110110: 3.50 v 110111: 3.55 v 111000: 3.60 v >111000: 3.60 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 179 of 219 ? 2017 dialog semiconductor table 188 : vldo10 _ a register address bit type label description 0xb2 vldo10_a 7 r/w ldo10_sl_a 0: configures ldo to half - current mode , when selecting a voltage settings 1: configures ldo to sleep mode, when selecting a voltage settings 6 r/w reserved 5:0 r/w vldo10_a 000000: 0.90 v 000001: 0.90 v 000010: 0.90 v 000011: 0.95 v 000100: 1.00 v 000101: 1.05 v 000110: 1.10 v 000111: 1.15 v 001000: 1.20 v 001001: 1.25 v 001010: 1.30 v 001011: 1.35 v 001100: 1.40 v 001101: 1.45 v 001110: 1.50 v 001111: 1.55 v 010000: 1.60 v 010001: 1.65 v 010010: 1.70 v 010011: 1.75 v 010100: 1.80 v 010101: 1.85 v ... 100010: 2.50 v 100011: 2.55 v 100100: 2.60 v 100101: 2.65 v 100110: 2.70 v 100111: 2.75 v 101000: 2.80 v 101001: 2.85 v 101010: 2.90 v 101011: 2.95 v 101100: 3.00 v 101101: 3.05 v 101110: 3.10 v 101111: 3.15 v 110000: 3.20 v 110001: 3.25 v 110010: 3.30 v 110011: 3.35 v 110100: 3.40 v 110101: 3.45 v 110110: 3.50 v 110111: 3.55 v 111000: 3.60 v >111000: 3.60 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 180 of 219 ? 2017 dialog semiconductor table 189 : vldo11 _ a register address bit type label description 0xb3 vldo11_a 7:4 r/w ldo11_sl_a 0: configures ldo to half - current mode , when selecting a voltage settings 1: configures ldo to sleep mode, when selecting a voltage settings 6 r/w reserved 5:0 r/w vldo11_a 000000: 0.90 v 000001: 0.90 v 000010: 0.90 v 000011: 0.95 v 000100: 1.00 v 000101: 1.05 v 000110: 1.10 v 000111: 1.15 v 001000: 1.20 v 001001: 1.25 v 001010: 1.30 v 001011: 1.35 v 001100: 1.40 v 001101: 1.45 v 001110: 1.50 v 001111: 1.55 v 010000: 1.60 v 010001: 1.65 v 010010: 1.70 v 010011: 1.75 v 010100: 1.80 v 010101: 1.85 v ... 100010: 2.50 v 100011: 2.55 v 100100: 2.60 v 100101: 2.65 v 100110: 2.70 v 100111: 2.75 v 101000: 2.80 v 101001: 2.85 v 101010: 2 .90 v 101011: 2.95 v 101100: 3.00 v 101101: 3.05 v 101110: 3.10 v 101111: 3.15 v 110000: 3.20 v 110001: 3.25 v 110010: 3.30 v 110011: 3.35 v 110100: 3.40 v 110101: 3.45 v 110110: 3.50 v 110111: 3.55 v 111000: 3.60 v >111000: 3.60 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 181 of 219 ? 2017 dialog semiconductor table 190 : vbcore2 _ b register address bit type label description 0xb4 vbcore2_b 7 r/w bcore2_sl_b 0: configures buckcore2 to synchronous mode, when selecting b voltage settings 1: configures buckcore2 to sleep mode, when selecting b voltage settings 6:0 r/w vbcore2_b 0000000: 0.30 v 0000001: 0.31 v 0000010: 0.32 v 0000011: 0.33 v 0000100: 0.34 v 0000101: 0.35 v 0100101: 0.67 v 0100110: 0.68 v 0100111: 0.69 v 0101000: 0.70 v 0101001: 0.71 v 0111100: 0.90 v 1110011: 1.45 v 1110100: 1.46 v 1110101: 1.47 v 1110110: 1.48 v 1110111: 1.49 v 1111000: 1.50 v 1111001: 1.51 v 1111010: 1.52 v 1111011: 1.53 v 1111100: 1.54 v 1111101: 1.55 v 1111110: 1.56 v 1111111: 1.57 v pwm mode voltage range da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 182 of 219 ? 2017 dialog semiconductor table 191 : vbcore1 _ b register address bit type label description 0xb5 vbcore1_b 7 r/w bcore1_sl_b 0: configures buckcore1 to synchronous mode, when selecting b voltage settings 1: configures buckcore1 to sleep mode, when selecting b voltage settings 6:0 r/w vbcore1_b 0000000: 0.30 v 0000001: 0.31 v 0000010: 0.32 v 0000011: 0.33 v 0000100: 0.34 v 0000101: 0.35 v 0100101: 0.67 v 0100110: 0.68 v 0100111: 0.69 v 0101000: 0.70 v 0101001: 0.71 v 0111100: 0.90 v 1110011: 1.45 v 1110100: 1.46 v 1110101: 1.47 v 1110110: 1.48 v 1110111: 1.49 v 1111000: 1.50 v 1111001: 1.51 v 1111010: 1.52 v 1111011: 1.53 v 1111100: 1.54 v 1111101: 1.55 v 1111110: 1.56 v 1111111: 1.57 v pwm mode voltage range da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 183 of 219 ? 2017 dialog semiconductor table 192 : vbpro _ b register address bit type label description 0xb6 vbpro_b 7 r/w bpro_sl_b 0: configures buckpro to synchronous mode, when selecting b voltage settings 1: configures buckpro to sleep mode, when selecting b voltage settings 6:0 r/w vbpro_b 0000000: 0.53 v 0000001: 0.54 v 0000010: 0.55 v 0000011: 0.56 v 0000100: 0.57 v 0000101: 0.58 v 0010000: 0.69 v 0010001: 0.70 v 0010010: 0.71 v 0010011: 0.72 v 0010100: 0.73 v 0010101: 0.74 v 0010110: 0.75 v 1000011: 1.20 v 1110011: 1.68 v 1110100: 1.69 v 1110101: 1.70 v 1110110: 1.71 v 1110111: 1.72 v 1111000: 1.73 v 1111001: 1.74 v 1111010: 1.75 v 1111011: 1.76 v 1111100: 1.77 v 1111101: 1.78 v 1111110: 1.79 v 1111111: 1.80 v pwm mode voltage range da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 184 of 219 ? 2017 dialog semiconductor table 193 : vbmem _ b register address bit type label description 0xb7 vbmem_b 7 r/w bmem_sl_b 0: configures buckmem to synchronous mode, when selecting b voltage settings 1: configures buckmem to sleep mode, when selecting b voltage settings 6:0 r/w vbmem_b 0000000: 0.80 v 0000001: 0.82 v 0000010: 0.84 v 0010100: 1.20 v ... 0111100: 2.00 v 0111101: 2.02 v 0111110: 2.04 v 0111111: 2.06 v 1111111: 3.34 v table 194 : vbio _ b register address bit type label description 0xb8 vbio_b 7 r/w bio_sl_b 0: configures buckio to synchronous mode, when selecting b voltage settings 1: configures buckio to sleep mode, when selecting b voltage settings 6:0 r/w vbio_b 0000000: 0.80 v 0000001: 0.82 v 0000010: 0.84 v 0010100: 1.20 v ... 0111100: 2.00 v 0111101: 2.02 v 0111110: 2.04 v 0111111: 2.06 v 1111111: 3.34 v table 195 : vbperi _ b register address bit ty pe label description 0xb9 vbperi_b 7 r/w bperi_sl_b 0: configures buckperi to synchronous mode, when selecting a voltage settings 1: configures buckperi to sleep mode, when selecting b voltage settings 6:0 r/w vbperi_b 0000000: 0.80 v 0000001: 0.82 v 0000010: 0.84 v 0110010: 1.80 v ... 0111100: 2.00 v 0111101: 2.02 v 0111110: 2.04 v 0111111: 2.06 v 1111111: 3.34 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 185 of 219 ? 2017 dialog semiconductor table 196 : vldo1 _ b register address bit type label description 0xba vldo1_b 7 r/w ldo1_sl_b 0: configures ldo to half - current mode , when selecting b voltage settings 1: configures ldo to sleep mode, when selecting b voltage settings 6 r/w reserved 5:0 r/w vldo1_b 000000: 0.60 v 000001: 0.62 v 000010: 0.64 v 000011: 0.66 v 000100: 0.68 v 000101: 0.70 v 000110: 0.72 v 000111: 0.74 v 001000: 0.76 v 001001: 0.78 v 001010: 0.80 v 001011: 0.82 v 001100: 0.82 v 001101: 0.86 v 001110: 0.88 v 001111: 0.90 v 010000: 0.92 v 010001: 0.94 v 010010: 0.96 v 010011: 0.98 v 010100: 1.00 v 010101: 1.02 v 010110: 1.04 v 010111: 1.06 v 011000: 1.08 v 011001: 1.10 v 011010: 1.12 v 011011: 1.14 v 011100: 1.16 v 011101: 1.18 v 011110: 1.20 v 011111: 1.22 v 100000: 1.24 v 100001: 1.26 v 111000: 1.72 v 111001: 1.74 v 111010: 1.76 v 111011: 1.78 v 111100: 1.80 v 111101: 1.82 v 111110: 1.84 v 111111: 1.86 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 186 of 219 ? 2017 dialog semiconductor table 197 : vldo2 _ b register address bit type label description 0xbb vldo2_b 7 r/w ldo2_sl_b 0: configures ldo to half - current mode , when selecting b voltage settings 1: configures ldo to sleep mode, when selecting b voltage settings 6 r/w reserved 5:0 r/w vldo2_b 000000: 0.60 v 000001: 0.62 v 000010: 0.64 v 000011: 0.66 v 000100: 0.68 v 000101: 0.70 v 000110: 0.72 v 000111: 0.74 v 001000: 0.76 v 001001: 0.78 v 001010: 0.80 v 001011: 0.82 v 001100: 0.82 v 001101: 0.86 v 001110: 0.88 v 001111: 0.90 v 010000: 0.92 v 010001: 0.94 v 010010: 0.96 v 010011: 0.98 v 010100: 1.00 v 010101: 1.02 v 010110: 1.04 v 010111: 1.06 v 011000: 1.08 v 011001: 1.10 v 0 11010: 1.12 v 011011: 1.14 v 011100: 1.16 v 011101: 1.18 v 011110: 1.20 v 011111: 1.22 v 100000: 1.24 v 100001: 1.26 v 111000: 1.72 v 111001: 1.74 v 111010: 1.76 v 111011: 1.78 v 111100: 1.80 v 111101: 1.82 v 111110: 1.84 v 111111: 1.86 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 187 of 219 ? 2017 dialog semiconductor table 198 : vldo3 _ b register address bit type label description 0xbc vldo3_b 7 r/w ldo3_sl_b 0: configures ldo to half - current mode , when selecting b voltage settings 1: configures ldo to sleep mode, when selecting b voltage settings 6:0 r/w vldo3_b 0000000: 0.90 v 0000001: 0.92 v 0000010: 0.94 v 0000011: 0.96 v 0000100: 0.98 v 0000101: 1.00 v 0000110: 1.02 v 0000111: 1.04 v 0001000: 1.06 v 0001001: 1.08 v 0001010: 1.10 v 0001011: 1.12 v 0001100: 1.14 v 0001101: 1.16 v 0001110: 1.18 v 0001111: 1.20 v 0010000: 1.22 v 0010001: 1.24 v 0010010: 1.26 v 0010011: 1.28 v 0010100: 1.30 v 0010101: 1.32 v ... 1110000: 3.14 v 1110001: 3.16 v 1110010: 3.18 v 1110011: 3.20 v 1110100: 3.22 v 1110101: 3.24 v 1110110: 3.26 v 1110111: 3.28 v 1111000: 3.3 0 v 1111001: 3.32 v 1111010: 3.34 v 1111011: 3.36 v 1111100: 3.38 v 1111101: 3.40 v 1111110: 3.42 v 1111111: 3.44 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 188 of 219 ? 2017 dialog semiconductor table 199 : vldo4 _ b register address bit type label description 0xbd vldo4_b 7 r/w ldo4_sl_b 0: configures ldo to half - current mode , when selecting b voltage settings 1: configures ldo to sleep mode, when selecting b voltage settings 6:0 r/w vldo4_b 0000000: 0.90 v 0000001: 0.92 v 0000010: 0.94 v 0000011: 0.96 v 0000100: 0.98 v 0000101: 1.00 v 0000110: 1.02 v 0000111: 1.04 v 0001000: 1.06 v 0001001: 1.08 v 0001010: 1.10 v 0001011: 1.12 v 0001100: 1.14 v 0001101: 1.16 v 0001110: 1.18 v 0001111: 1.20 v 0010000: 1.22 v 0010001: 1.24 v 0010010: 1.26 v 0010011: 1.28 v 0010100: 1.30 v 0010101: 1.32 v ... 1110000: 3.14 v 1110001: 3.16 v 1110010: 3.18 v 1110011: 3.20 v 1110100: 3.22 v 1110101: 3.24 v 1110110: 3.26 v 1110111: 3.28 v 1111000: 3.30 v 1111001: 3.32 v 1111010: 3.34 v 1111011: 3.36 v 1111100: 3.38 v 1111101: 3.40 v 1111110: 3.42 v 1111111: 3.44 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 189 of 219 ? 2017 dialog semiconductor table 200 : vldo5 _ b register address bit type label description 0xbe vldo5_b 7 r/w ldo5_sl_b 0: configures ldo to half - current mode , when selecting b voltage settings 1: configures ldo to sleep mode, when selecting b voltage settings 6 r/w reserved 5:0 r/w vldo5_b 000000: 0.90 v 000001: 0.90 v 000010: 0.90 v 000011: 0.95 v 000100: 1.00 v 000101: 1.05 v 000110: 1.10 v 000111: 1.15 v 001000: 1.20 v 001001: 1.25 v 001010: 1.30 v 001011: 1.35 v 001100: 1.40 v 001101: 1.45 v 001110: 1.50 v 001111: 1.55 v 010000: 1.60 v 010001: 1.65 v 010010: 1.70 v 010011: 1.75 v 010100: 1.80 v 010101: 1.85 v ... 100010: 2.50 v 100011: 2.55 v 100100: 2.60 v 100101: 2.65 v 100110: 2.70 v 100111: 2.75 v 101000: 2.80 v 101001: 2.85 v 10101 0: 2.90 v 101011: 2.95 v 101100: 3.00 v 101101: 3.05 v 101110: 3.10 v 101111: 3.15 v 110000: 3.20 v 110001: 3.25 v 110010: 3.30 v 110011: 3.35 v 110100: 3.40 v 110101: 3.45 v 110110: 3.50 v 110111: 3.55 v 111000: 3.60 v >111000: 3.60 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 190 of 219 ? 2017 dialog semiconductor table 201 : vldo6 _ b register address bit type label description 0xbf vldo6_b 7 r/w ldo6_sl_b 0: configures ldo to half - current mode , when selecting b voltage settings 1: configures ldo to sleep mode, when selecting b voltage settings 6 r/w reserved 5:0 r/w vldo6_b 000000: 0.90 v 000001: 0.90 v 000010: 0.90 v 000011: 0.95 v 000100: 1.00 v 000101: 1.05 v 000110: 1.10 v 000111: 1.15 v 001000: 1.20 v 001001: 1.25 v 001010: 1.30 v 001011: 1.35 v 001100: 1.40 v 001101: 1.45 v 001110: 1.50 v 001111: 1.55 v 010000: 1.60 v 010001: 1.65 v 010010: 1.70 v 010011: 1.75 v 010100: 1.80 v 010101: 1.85 v ... 100010: 2.50 v 100011: 2.55 v 100100: 2.60 v 100101: 2.65 v 100110: 2.70 v 100111: 2.75 v 101000: 2.80 v 101001: 2.85 v 101010: 2.90 v 101011: 2.95 v 101100: 3.00 v 101101: 3.05 v 101110: 3.10 v 101111: 3.15 v 110000: 3.20 v 110001: 3.25 v 110010: 3.30 v 110011: 3.35 v 110100: 3.40 v 110101: 3.45 v 110110: 3.50 v 110111: 3.55 v 111000: 3.60 v >111000: 3.60 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 191 of 219 ? 2017 dialog semiconductor table 202 : vldo7 _ b register address bit type label description 0xc0 vldo7_b 7 r/w ldo7_sl_b 0: configures ldo to half - current mode , when selecting b voltage settings 1: configures ldo to sleep mode, when selecting b voltage settings 6 r/w reserved 5:0 r/w vldo7_b 000000: 0.90 v 000001: 0.90 v 000010: 0.90 v 000011: 0.95 v 000100: 1.00 v 000101: 1.05 v 000110: 1.10 v 000111: 1.15 v 001000: 1.20 v 001001: 1.25 v 001010: 1.30 v 001011: 1.35 v 001100: 1.40 v 001101: 1.45 v 001110: 1.50 v 001111: 1.55 v 010000: 1.60 v 010001: 1.65 v 010010: 1.70 v 010011: 1.75 v 010100: 1.80 v 010101: 1.85 v ... 100010: 2.50 v 100011: 2.55 v 100100: 2.60 v 100101: 2.65 v 100110: 2.70 v 100111: 2.75 v 101000: 2.80 v 101001: 2.85 v 101010: 2.90 v 101011: 2.95 v 101100: 3.00 v 101101: 3.05 v 101110: 3.10 v 101111: 3.15 v 110000: 3.20 v 110001: 3.25 v 110010: 3.30 v 110011: 3.35 v 110100: 3.40 v 110101: 3.45 v 110110: 3.50 v 110111: 3.55 v 111000: 3.60 v >111000: 3.60 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 192 of 219 ? 2017 dialog semiconductor table 203 : vldo8 _ b register addre ss bit type label description 0xc1 vldo8_b 7 r/w ldo8_sl_b 0: configures ldo to half - current mode , when selecting b voltage settings 1: configures ldo to sleep mode, when selecting b voltage settings 6 r/w reserved 5:0 r/w vldo8_b 000000: 0.90 v 000001: 0.90 v 000010: 0.90 v 000011: 0.95 v 000100: 1.00 v 000101: 1.05 v 000110: 1.10 v 000111: 1.15 v 001000: 1.20 v 001001: 1.25 v 001010: 1.30 v 001011: 1.35 v 001100: 1.40 v 001101: 1.45 v 001110: 1.50 v 001111: 1.55 v 010000: 1.60 v 010001: 1.65 v 010010: 1.70 v 010011: 1.75 v 010100: 1.80 v 010101: 1.85 v ... 100010: 2.50 v 100011: 2.55 v 100100: 2.60 v 100101: 2.65 v 100110: 2.70 v 100111: 2.75 v 101000: 2.80 v 101001: 2.85 v 101010: 2.90 v 101011: 2.95 v 101100: 3.00 v 101101: 3.05 v 101110: 3.10 v 101111: 3.15 v 110000: 3.20 v 110001: 3.25 v 110010: 3.30 v 110011: 3.35 v 110100: 3.40 v 110101: 3.45 v 110110: 3.50 v 110111: 3.55 v 111000: 3.60 v >111000: 3.60 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 193 of 219 ? 2017 dialog semiconductor table 204 : vldo9 _ b register address bit type label description 0xc2 vldo9_b 7 r/w ldo9_sl_b 0: configures ldo to half - current mode , when selecting b voltage settings 1: configures ldo to sleep mode, when selecting b voltage settings 6 r/w reserved 5:0 r/w vldo9_b 000000: 0.95 v 000001: 0.95 v 000010: 0.95 v 000011: 0.95 v 000100: 1.00 v 000101: 1.05 v 000110: 1.10 v 000111: 1.15 v 001000: 1.20 v 001001: 1.25 v 001010: 1.30 v 001011: 1.35 v 001100: 1.40 v 001101: 1.45 v 001110: 1.50 v 001111: 1.55 v 010000: 1.60 v 010001: 1.65 v 010010: 1.70 v 010011: 1.75 v 010100: 1.80 v 010101: 1.85 v ... 100010: 2.50 v 100011: 2.55 v 100100: 2.60 v 100101: 2.65 v 100110: 2.70 v 100111: 2.75 v 101000: 2.80 v 101001: 2.85 v 101010: 2.90 v 101011: 2.95 v 101100: 3.00 v 101101: 3.05 v 101110: 3.10 v 101111: 3.15 v 11000 0: 3.20 v 110001: 3.25 v 110010: 3.30 v 110011: 3.35 v 110100: 3.40 v 110101: 3.45 v 110110: 3.50 v 110111: 3.55 v 111000: 3.60 v >111000: 3.60 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 194 of 219 ? 2017 dialog semiconductor table 205 : vldo10 _ b register address bit type label description 0xc3 vldo10_b 7 r/w ldo10_sl_b 0: configures ldo to half - current mode , when selecting b voltage settings 1: configures ldo to sleep mode, when selecting b voltage settings 6 r/w reserved 5:0 r/w vldo10_b 000000: 0.90 v 000001: 0.90 v 000010: 0.90 v 000011: 0.95 v 000100: 1.00 v 000101: 1.05 v 000110: 1.10 v 000111: 1.15 v 001001: 1.25 v 001010: 1.30 v 001011: 1.35 v 001100: 1.40 v 001101: 1.45 v 001110: 1.50 v 001111: 1.55 v 010000: 1.60 v 010001: 1.65 v 010010: 1.70 v 010011: 1.75 v 010100: 1.80 v 010101: 1.85 v . .. 100010: 2.50 v 100011: 2.55 v 100100: 2.60 v 100101: 2.65 v 100110: 2.70 v 100111: 2.75 v 101000: 2.80 v 101001: 2.85 v 101010: 2.90 v 101011: 2.95 v 101100: 3.00 v 101101: 3.05 v 101110: 3.10 v 101111: 3.15 v 110000: 3.20 v 110001: 3.25 v 110010: 3.30 v 110011: 3.35 v 110100: 3.40 v 110101: 3.45 v 110110: 3.50 v 110111: 3.55 v 111000: 3.60 v >111000: 3.60 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 195 of 219 ? 2017 dialog semiconductor table 206 : vldo11 _ b register address bit type label description 0xc4 vldo11_b 7:4 r/w ldo1_sl_b 0: configures ldo to half - current mode , when selecting b voltage settings 1: configures ldo to sleep mode, when selecting b voltage settings 6 r/w reserved 5:0 r/w vldo11_b 000000: 0.90 v 000001: 0.90 v 000010: 0.90 v 000011: 0.95 v 000100: 1.00 v 000101: 1.05 v 000110: 1.10 v 000111: 1.15 v 001001: 1.25 v 001010: 1.30 v 001011: 1.35 v 001100: 1.40 v 001101: 1.45 v 001110: 1.50 v 001111: 1.55 v 010000: 1.60 v 010001: 1.65 v 010010: 1.70 v 010011: 1.75 v 010100: 1.80 v 010101: 1.85 v ... 100010: 2.50 v 100011: 2.55 v 10010 0: 2.60 v 100101: 2.65 v 100110: 2.70 v 100111: 2.75 v 101000: 2.80 v 101001: 2.85 v 101010: 2.90 v 101011: 2.95 v 101100: 3.00 v 101101: 3.05 v 101110: 3.10 v 101111: 3.15 v 110000: 3.20 v 110001: 3.25 v 110010: 3.30 v 110011: 3.35 v 110100: 3.40 v 110101 : 3.45 v 110110: 3.50 v 110111: 3.55 v 111000: 3.60 v >111000: 3.60 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 1 96 of 219 ? 2017 dialog semiconductor a.3.3 backup battery charger table 207 : bbat _ cont register address bit type label description 0xc5 bbat_cont 7:4 r/w bchg_iset 0000: disabled 0001: 100 a 0010: 200 a 0011: 300 a 0100: 400 a 0101: 500 a 0110: 600 a 0111: 700 a 1000: 800 a 1001: 900 a 1010: 1 ma 1011: 2 ma 1100: 3 ma 1101: 4 ma 1110: 5 ma 1111: 6 ma 3:0 r/w bchg_vset 0000: disabled 0001: 1.1 v 0010: 1.2 v 0011: 1.4 v 0100: 1.6 v 0101: 1.8 v 0110: 2.0 v 0111: 2.2 v 1000: 2.4 v 1001: 2.5 v 1010: 2.6 v 1011: 2.7 v 1100: 2.8 v 1101: 2.9 v 1110: 3.0 v 1111: 3.1 v da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 197 of 219 ? 2017 dialog semiconductor a.3.4 high power gpo pwm table 208 : gpo11 _ led register address bit type label description 0xc6 gpo11_led 7 r/w gpo11_dim 0: pwm ratio changes instantly 1: gpo ramps between changes in pwm ratio with 32 ms per step 6:0 r/w gpo11_pwm gpo11 led on - time (low level at gpio 11, period 21 khz = 95 cycles of 0.5 s) 0000000: off 0000001: 1% 0000010: 2% (1 s bursts) 0000011: 3% 0000100: 4% 0000101: 5% 0000110: 6% 0000111: 7% 0001000: 8% 0001001: 9% 0001010: 10% 0001011: 11% 0001100: 12% 0001101: 13% 0001110: 14% 0001111: 15% 0010000: 16% .... 1011111: 100% >1011111: 100% table 209 : gpo14 _ led register address bit type label description 0xc7 gpo14_led 7 r/w gpo14_dim 0: pwm ratio changes instantly 1: gpo ramps between changes in pwm ratio with 32 ms per step 6:0 r/w gpo14_pwm gpo14 led on - time (low level at gpio 14, period 21 khz = 95 cycles of 0.5 s) 0000000: off 0000001: 1% 0000010: 2% (1 s bursts) 0000011: 3% 0000100: 4% 0000101: 5% 0000110: 6% 0000111: 7% 0001000: 8% 0001001: 9% 0001010: 10% 0001011: 11% 0001100: 12% 0001101: 13% 0001110: 14% 0001111: 15% 0010000: 16% .... 1011111: 100% >1011111: 100% da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 198 of 219 ? 2017 dialog semiconductor table 210 : gpo15 _ led register address bit type label description 0xc8 gpo15_led 7 r/w gpo15_dim 0: pwm ratio changes instantly 1: gpo ramps between changes in pwm ratio with 32 ms per step 6:0 r/w gpo15_pwm gpo15 led on - time (low level at gpio 15, period 21 khz = 95 cycles of 0.5 s) 0000000: off 0000001: 1% 0000010: 2% (1 s bursts) 0000011: 3% 0000100: 4% 0000101: 5% 0000110: 6% 0000111: 7% 0001000: 8% 0001001: 9% 0001010: 10% 0001011: 11% 0001100: 12% 0001101: 13% 0001110: 14% 0001111: 15% 0010000: 16% .... 1011111: 100% >1011111: 100% da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 199 of 219 ? 2017 dialog semiconductor a.3.5 gpadc thresholds table 211 : adc _ cfg register address bit type label description 0xc9 adc_cfg 7 r/w adcin3_deb 0: adcin3: debouncing off 1: adcin3: debouncing on 6 r/w adcin2_deb 0: adcin2: debouncing off 1: adcin2: debouncing on 5 r/w adcin1_deb 0: adcin1: debouncing off 1: adcin1: debouncing on 4 r/w adcin3_cur adcin3 current source: 0: 10 a 1: 40 a 3:2 r/w adcin2_cur adcin2 current source: 00: 1 a 01: 2.5 a 10: 10 a 11: 40 a 1:0 r/w adcin1_cur adcin1 current source: 00: 1 a 01: 2.5 a 10: 10 a 11: 40 a table 212 : auto1 _ high register address bit type label description 0xca auto1_high 7:0 r/w auto1_high 00000000 C 11111111: adcin1 high level threshold table 213 : auto1 _ low register address bit type label description 0xcb auto1_low 7:0 r/w auto1_low 00000000 C 11111111: adcin1 low level threshold table 214 : auto2 _ high register address bit type label description 0xcc auto2_high 7:0 r/w auto2_high 00000000 C 11111111: adcin2 high level threshold table 215 : auto2 _ low register address bit type label description 0xcd auto2_low 7:0 r/w auto2_low 00000000 C 11111111: adcin2 low level threshold table 216 : auto3 _ high register address bit type label description 0xce auto3_high 7:0 r/w auto3_high 00000000 C 11111111: adcin3 high level threshold da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 200 of 219 ? 2017 dialog semiconductor table 217 : auto3 _ low register address bit type label description 0xcf auto3_low 7:0 r/w auto3_low 00000000 C 11111111: adcin3 low level threshold table 218 : copmic_ s to copmic_ e register address bit type label description 0xd0 copmic_s 7:0 r reserved reserved for co - pmic 0xdf copmic_e 7:0 r reserved reserved for co - pmic table 219 : chg _ co _ s to chg _ co _ e register address bit type label description 0xe0 chg_co_s 7:0 r reserved reserved for companion charger 0xff chg_co_e 7:0 r reserved reserved for companion charger da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 201 of 219 ? 2017 dialog semiconductor a.4 register page 2 table 220 : page _ con register address bit type label description 0x100 page_con 7 rw revert see register 0x00 , table 57 6 rw write_mode 5:3 rw reserved 2:0 rw reg_page a.4.1 otp table 221 : otp _ cont register address bit type label description 0x101 otp_cont 7 r gp_write_dis 0: enables write access to gp_id registers 1: gp_id_0to gp_id_9 registers are read only 6 r otp_conf_lock 0: registers 0x0a to 0x36 and 0x82 to 0xcf are not locked for otp programming (only for evaluation samples) 1: otp registers 0x0a to 0x36 and 0x82 to 0xcf are locked in otp (set for all mass production parts, no further fusing possible) 5 r otp_apps_lock 0: registers 0x104 to 0x117are not locked for otp programming (only for evaluation samples) 1: otp registers 0x104 to 0x117 are locked in otp (set for all mass production parts, no further fusing possible) 4 r otp_gp_lock 0: registers 0x120 to 0x134 are not locked for otp programming 1: registers 0x120 to 0x134 are locked in otp (no further fusing possible if once fused with 1 ) 3 r/w pc_done asserted from powercommander sw after emulated otp read has finished (control shared with co - p mic), automatically cleared when leaving emulated otp read 2 r/w otp_apps_rd reads on assertion application specific registers (0x104 to 0x117 and otp_apps_lock) from otp 1 r/w otp_gp_rd reads on assertion device specific registers 0x120 to 0x134 (plus gp_write_dis and otp_gp_lock) from otp 0 r/w otp_tim otp read timing 0: normal read 1: marginal read (for otp fuse verification) da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 202 of 219 ? 2017 dialog semiconductor table 222 : otp _ addr register address bit type label description 0x102 otp_addr 7:0 r/w otp_addr otp array address (shared with companion ics) table 223 : otp _ data register address bit type label description 0x103 otp_data 7:0 r/w otp_data otp read/write data (shared with companion ics) otp_data written to otp_addr selects the ic and accepts unlock sequence (1 + 3 bytes) a.4.2 customer trim and configuration table 224 : t _ offset register address bit type label description 0x104 t_offset 7:0 r t_offset 10000000 C 01111111: signed twos complement calibration offset for junction temperature measurement (loaded from the otp memory, must be programmed during production) table 225 : interface register address bit type note 1 label description 0x105 interface 7:4 r if_base_addr 4 msb of 2 - wire control interfaces base address xxxx0000 1011 0000 = 0xb0 write address of pm 2 - wire interface (page 0 and 1) 1011 0001 = 0xb1 read address of pm 2 - wire interface (page 0 and 1) 1011 0010 = 0xb2 write address of pm - 2 - wire interface (page 2 and 3) 1011 0011 = 0xb3 read address of pm - 2 - wire interface (page 2 and 3) 1011 0100 = 0xb4 write address of hs 2 - wire interface (page 0 and 1) 1011 0101 = 0xb5 read address of hs 2 - wire interface (page 0 and 1) 1011 0110 = 0xb6 write address of hs - 2 - wire interface (page 2 and 3) 1011 0111 = 0xb7 read address of hs - 2 - wire interface (page 2 and 3) code 0000 is reserved for unprogrammed otp (triggers start - up with hardware default interface address) 3 r r/w_pol 4 - wire: read/write bit polarity 0: host indicates reading access via r/w bit = 0 1: host indicates reading access via r/w bit = 1 2 r cpha 4 - wire if clock phase (see table 43 ) da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 203 of 219 ? 2017 dialog semiconductor register address bit type note 1 label description 1 r cpol 4 - wire if clock polarity 0: sk is low during idle 1: sk is high during idle 0 r ncs_pol 4 - wire chip select polarity 0: ncs is active low 1: ncs is active high note 1 the interface configuration can be written/modified only for unmarked samples which do not have the control otp_apps_lock asserted/fused. table 226 : config _ a register address bit type label descript ion 0x106 config_a 7 r note 1 if_type 0: power manager if is 4 - wire 1: power manager if is 2 - wire 6 r/w pm_if_hsm enables continuous high speed mode on pm 2 - wire if if asserted (no master code required) 5 r/w pm_if_fmp selects fast - mode+ timings for pm 2 - wire if if asserted 4 r/w pm_if_v 0: power manager if in 4 - wire mode is supplied from vdd_io1, in 2 - wire mode from vddcore 1: power manager if (4 - wire/2 - wire) supplied from vdd_io2 3 r/w irq_type nirq output is: 0: active low 1: active high (invert signal) 2 r/w pm_o_type nreset, nirq output are: 0: push - pull 1: open drain (requires external pull - up resistor) 1 r/w pm_o_v out_32k, out_32k_2, e_gpi_2, comp1v2, nreset, nirq are supplied from : 0: vdd_io1 1: vdd_io2 0 r/w pm_i_v nonkey, noff, nshutdown, sys_en, pwr_en, pwr1_en, keep_act, nvib_brake are supplied from: 0: vddcore 1: vdd_io2 note 1 the interface configuration can be written/modified only for unmarked samples which do not have the control otp_apps_lock asserted/fused. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 204 of 219 ? 2017 dialog semiconductor table 227 : config _ b register address bit type label description 0x107 config_b 7 r/w reserved 6:4 r/w vdd_hyst_adj hysteresis adjust of vdd_fault comparator (vdd_fault_upper) in 50 mv steps 000: 100 mv 001: 150 mv 111: 450 mv 3:0 r/w vdd_fault_adj setting of vdd_fault_lower comparator in 50 mv steps 0000: 2.50 v 0001: 2.55 v 0110: 2.80 v 1110: 3.20 v 1111: 3.25 v table 228 : config _ c register address bit type label description 0x108 config_c 7 r/w bperi_clk_inv buckperi clock polarity 0: normal 1: inverted 6 r/w bio_clk_inv buckio clock polarity 0: normal 1: inverted 5 r/w bmem_clk_inv buckmem clock polarity 0: normal 1: inverted 4 r/w bpro_clk_inv buckpro clock polarity (should be configured opposite to buckmem clock polarity) 0: normal 1: inverted 3 r/w bcore1_clk_inv buckcore1 clock polarity (buckcore2 always runs on opposite clock polarity) 0: normal 1: inverted 2 r/w buck_dischg enable active discharge of buck rails 1:0 r/w ldo1_track ldo1 follows voltage transitions of 00: none 01:vbuck_pro 10:vbuck_core1 11:vbuck_core2 da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 205 of 219 ? 2017 dialog semiconductor table 229 : config _ d register address bit type label description 0x109 config_d 7 r/w gp_fb3_type gp_fb3 output is: 0: active low 1: active high (invert signal) 6 r/w gp_fb2_type gp_fb2 output is: 0: active low (invert signal, push - pull for pwr_ok) 1: active high (open drain for pwr_ok) 5 r/w force_reset asserts port nreset in case of being set 4 r/w hs_if_hsm enables continuous high speed mode on hs 2 - wire if (no master code required) 3 r/w hs_if_fmp selects fast - mode+ timings for hs 2 - wire if if asserted 2 r/w system_en_rd during seco nd otp read control system_en is 0: updated from otp 1: not changed 1 r/w nirq_mode nirq will be asserted from events during powerdown mode (and modes lower than actice) 0: immediately 1: after powering up to active mode 0 r/w gpi_v gpis (not configured as power manager control inputs) and hs - 2 - wire if are supplied from: 0: vddcore 1: vdd_io2 table 230 : config _ e r egister address bit type label description 0x10a config_e 7 r/w peri_sw_auto selects peri_sw (during powering up): 0: configured from peri_sw_conf 1: enabled 6 r/w core_sw_auto selects core_sw (during powering up): 0: configured from core_sw_conf 1: enabled 5 r/w bperi_auto selects buckperi (during powering up): 0: configured from bperi_conf 1: enabled 4 r/w bio_auto selects buckio (during powering up): 0: configured from bio_conf 1: enabled 3 r/w bmem_auto selects buckmem (during powering up): 0: configured from bmem_conf 1: enabled 2 r/w bpro_auto selects buckpro (during powering up): 0: configured from bpro_conf 1: enabled da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 206 of 219 ? 2017 dialog semiconductor r egister address bit type label description 1 r/w bcore2_auto selects buckcore2 (during powering up): 0: configured from bcore2_conf 1: enabled 0 r/w bcore1_auto selects buckcore1 (during powering up): 0: configured from bcore1_conf 1: enabled table 231 : config _ f register address bit type label description 0x10b config_f 7 r/w ldo11_byp 0: ldo11 is configured for regulator mode 1: ldo11 bypass mode enabled 6 r/w ldo8_byp 0: ldo8 is configured for regulator mode 1: ldo8 bypass mode enabled 5 r/w ldo7_byp 0: ldo7 is configured for regulator mode 1: ldo7 bypass mode enabled 4 r/w ldo4_byp 0: ldo4 is configured for regulator mode 1: ldo4 bypass mode enabled 3 r/w ldo3_byp 0: ldo3 is configured for regulator mode 1: ldo3 bypass mode enabled 2 r/w ldo11_auto selects ldo11 (during powering up): 0: configured from ldo11_conf 1: enabled 1 r/w ldo10_auto selects ldo10 (during powering up): 0: configured from ldo10_conf 1: enabled 0 r/w ldo9_auto selects ldo9 (during powering up): 0: configured from ldo9_conf 1: enabled table 232 : config _ g register address bit type label description 0x10c config_g 7 r/w ldo8_auto selects ldo8 (during powering up): 0: configured from ldo8_conf 1: enabled 6 r/w ldo7_auto selects ldo7 (during powering up): 0: configured from ldo7_conf 1: enabled 5 r/w ldo6_auto selects ldo6 (during powering up): 0: configured from ldo6_conf 1: enabled 4 r/w ldo5_auto selects ldo5 (during powering up): 0: configured from ldo5_conf 1: enabled 3 r/w ldo4_auto selects ldo4 (during powering up): 0: configured from ldo4_conf 1: enabled da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 207 of 219 ? 2017 dialog semiconductor register address bit type label description 2 r/w ldo3_auto selects ldo3 (during powering up): 0: configured from ldo3_conf 1: enabled 1 r/w ldo2_auto selects ldo2 (during powering up): 0: configured from ldo2_conf 1: enabled 0 r/w ldo1_auto selects ldo1 (during powering up): 0: configured from ldo1_conf 1: enabled table 233 : config _ h register address bit type label description 0x10d config_h 7 r/w buck_merge has to be set if the outputs of buckmem and buckio are merged towards a single coil; the control from buckio registers is disabled 6 r/w bcore1_od if set , buckcore1 changes to full - current mode (double pass device and current limit) 5 r/w bcore2_od if set , buckcore2 changes to full - current mode (double pass device and current limit) 4 r/w bpro_od if set , buckpro changes to full - current mode (double pass device and current limit) 3 r/w bcore_merge has to be set if the outputs of buckcore1 and buckcore2 are merged towards a dual phase buck ; the control from buckcore2 registers is disabled 2 r/w merge_sense in case buckcore is merged and configured for remote sensing the output capacitor voltage rail is routed to port: 0: gp_fb_2 (setting disables normal gp_fb_2 functionality) 1: core_sws (setting disables core rail switch pull - down functi onality) note: in case merge_sense is asserted all bxxx_fb control settings 0bx1x are invalid 1 r/w ldo8_mode 0: ldo mode (external capacitor required) 1: vibration motor driver (no external capacitor) 0 r/w pwm_clk 0: 2.0 mhz (31.25 khz repetition frequency) 1: 1.0 mhz (15.6 khz repetition frequency) da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 208 of 219 ? 2017 dialog semiconductor table 234 : config _ i register address bit type label description 0x10e config_i 7 r/w ldo_sd if asserted ldo3, 4, 7, 8 and 11 will shut down after current limit was hit for more than 200 ms 6 r/w int_sd_mode shut down sequence from internal fault condition is: 0: normal 1: fast (skipping seq and dummy slot timers) 5 r/w host_sd_mode shut down sequence from shutdown (register bit or port nshutdown) is: 0: normal 1: fast (skipping seq and dummy slot timers) 4 r/w key_sd_mode user triggered (nonkey, gpio14/15) shutdown sequence is: 0: normal 1: pmu por: triggers an instant disable of all regulators incl. ldocore (rtc and faultlog registers remain unchanged). after leaving por automatically the reset_duration timer must expire before starting a power - up sequence. 3 r/w gpi14_15_sd 0: disable s shutdown via parallel assertion of gpi14 and gpi15 1: enables shutdown via gpi14 & gpi15 2 r/w nonkey_sd nonkey is configured 0: without shutdown via long press of nonkey 1: with shutdown via long press of nonkey 1:0 r/w nonkey_pin nonkey is configured to 00: port mode 01: key mode with key lock during sw triggered powerdown mode 10: key mode with key locked autonomous powering down (multi - functional key) 11: key mode with autonomous powering down to partial or key locked full powerdown mode (dedicated power key) details: see section 6.1.1 table 235 : config _ j register address bit type label description 0x10f config_j 7 r/w if_reset enables automatic reset of all control interfaces when port nshutdown is asserted 6 r/w if_to enables automatic reset of 2 - wire - if in case of clock ceases to toggle for >19 ms 5:4 r/w reset_duration power controller stays in reset mode for minimum duration of 00: 20 ms 01: 100 ms 10: 500 ms 11: 1000 ms da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 209 of 219 ? 2017 dialog semiconductor register address bit type label description 3:2 r/w shut_delay long press time threshold for shutdown feature from nonkey and gpio14/15: 00: key_delay + 0 s 01: key_delay + 4 s 10: key_delay + 5 s 11: key_delay + 6 s 1:0 r/w key_delay long press threshold for nonkey lock: 00: nonkey_lock after 1 s 01: nonkey_lock after 1.5 s 10: nonkey_lock after 2 s 11: nonkey_lock after 7 s note 1 th is setting may trigger glidges on regulator outputs and disable the automatic reset/por of slave pmus) . table 236 : config _ k register address bit type label description 0x110 config_k 7 r/w gpio7_pupd 0: gpi: pull - down resistor disabled gpo (open drain): pull - up resistor disabled (external pull - up resistor) 1: gpi: pull - down resistor enabled gpo (open drain): pull - up resistor enabled (supply rail selected via gpiox_type) 6 r/w gpio6_pupd 0: gpi: pull - down resistor disabled gpo (open drain): pull - up resistor disabled (external pull - up resistor) 1: gpi: pull - down resistor enabled gpo (open drain): pull - up resistor enabled (supply rail selected via gpiox_type) 5 r/w gpio5_pupd 0: gpi: pull - down resistor disabled gpo (open drain): pull - up resistor disabled (external pull - up resistor) 1: gpi: pull - down resistor enabled gpo (open drain): pull - up resistor enabled (supply rail selected via gpiox_type) 4 r/w gpio4_pupd 0: gpi: pull - down resistor disabled gpo (open drain): pull - up resistor disabled (external pull - up resistor) 1: gpi: pull - down resistor enabled gpo (open drain): pull - up resistor enabled (supply rail selected via gpiox_type) 3 r/w gpio3_pupd 0: gpi: pull - down resistor disabled gpo (open drain): pull - up resistor disabled (external pull - up resistor) 1: gpi: pull - down resistor enabled gpo (open drain): pull - up resistor enabled (supply rail selected via gpiox_type) 2 r/w gpio2_pupd 0: gpi: pull - down resistor disabled gpo (open drain): pull - up resistor disabled (external pull - up resistor) 1: gpi: pull - down resistor enabled gpo (open drain): pull - up resistor enabled (supply rail selected via gpiox_type) da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 210 of 219 ? 2017 dialog semiconductor register address bit type label description 1 r/w gpio1_pupd 0: gpi: pull - down resistor disabled gpo (open drain): pull - up resistor disabled (external pull - up resistor) 1: gpi: pull - down resistor enabled gpo (open drain): pull - up resistor enabled (supply rail selected via gpiox_type) 0 r/w gpio0_pupd 0: gpi: pull - down resistor disabled gpo (open drain): pull - up resistor disabled (external pull - up resistor) 1: gpi: pull - down resistor enabled gpo (open drain): pull - up resistor enabled (supply rail selected via gpiox_type) table 237 : config _ l register address bit type label description 0x111 config_l 7 r/w gpio15_pupd 0: gpi: pull - down resistor disabled gpo (open drain): pull - up resistor disabled (external pull - up resistor) 1: gpi: pull - down resistor enabled gpo (open drain): pull - up resistor enabled (supply rail selected via gpiox_type) 6 r/w gpio14_pupd 0: gpi: pull - down resistor disabled gpo (open drain): pull - up resistor disabled (external pull - up resistor) 1: gpi: pull - down resistor enabled gpo (open drain): pull - up resistor enabled (supply rail selected via gpiox_type) 5 r/w gpio13_pupd 0: gpi: pull - down resistor disabled gpo (open drain): pull - up resistor disabled (external pull - up resistor) 1: gpi: pull - down resistor enabled gpo (open drain): pull - up resistor enabled (supply rail selected via gpiox_type) 4 r/w gpio12_pupd 0: gpi: pull - down resistor disabled gpo (open drain): pull - up resistor disabled (external pull - up resistor) 1: gpi: pull - down resistor enabled gpo (open drain): pull - up resistor enabled (supply rail selected via gpiox_type) 3 r/w gpio11_pupd 0: gpi: pull - down resistor disabled gpo (open drain): pull - up resistor disabled (external pull - up resistor) 1: gpi: pull - down resistor enabled gpo (open drain): pull - up resistor enabled (supply rail selected via gpiox_type) 2 r/w gpio10_pupd 0: gpi: pull - down resistor disabled gpo (open drain): pull - up resistor disabled (external pull - up resistor) 1: gpi: pull - down resistor enabled gpo (open drain): pull - up resistor enabled (supply rail selected via gpiox_type) da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 211 of 219 ? 2017 dialog semiconductor register address bit type label description 1 r/w gpio9_pupd 0: gpi: pull - down resistor disabled gpo (open drain): pull - up resistor disabled (external pull - up resistor) 1: gpi: pull - down resistor enabled gpo (open drain): pull - up resistor enabled (supply rail selected via gpiox_type) 0 r/w gpio8_pupd 0: gpi: pull - down resistor disabled gpo (open drain): pull - up resistor disabled (external pull - up resistor) 1: gpi: pull - down resistor enabled gpo (open drain): pull - up resistor enabled (supply rail selected via gpiox_type) table 238 : config _ m register address bit type label description 0x112 config_m 7 : 4 r/w osc_frq offset for internal hf oscillator frequency 0x8: - 10.67% 0xf: - 1.33% 0x0: 0.00% 0x1: 1.33% 0x7: 9.33% 3 :0 r/w reserved table 239 : reserved register address bit type label description 0x113 7 :0 r/w reserved table 240 : mon _ reg _1 register address bit type label description 0x114 mon_reg_1 7:6 r/w uvov_delay range comparison is enabled after regulator enable: 00: immediately 01: with one measurement delay 10: with two measurements delay 11: with four measurements delay 5:4 r/w mon_mode regulator monitor executes 00: under - voltage / over - voltage lockout with an e_reg_uvov event (nirq assertion) and regulator shutdown from an output voltage being out of the selected range 01: normal auto measu rement with an e_reg_uvov event (nirq assertion) from any finished auto measurement on a8, a9 and a10 10: burst auto measurement with an e_reg_uvov event (nirq assertion) generated after the time slot of a10 has been processed 11: reserved da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 212 of 219 ? 2017 dialog semiconductor register address bit type label description 3 r/w mon_deb 0: regulator monitor (a8, 9, 10): debouncing off 1: regulator monitor (a8, 9, 10): debouncing on 2 r/w mon_res control requires m_reg_uvov = 1 : 1: enables assertion of nreset from out - of - range detection note: it is not recommended to assert this control inside otp 1:0 r/w mon_thres regulator monitor threshold 00 : approx = 25 % 01 : approx = 12.5 % 10 : approx = 6.25 % 11 : approx = 3.125 % table 241 : mon _ reg _2 register address bit type label description 0x115 mon_reg_2 7 r/w ldo8_mon_en enable ldo8 regulator monitoring 6 r/w ldo7_mon_en enable ldo7 regulator monitoring 5 r/w ldo6_mon_en enable ldo6 regulator monitoring 4 r/w ldo5_mon_en enable ldo5 regulator monitoring 3 r/w ldo4_mon_en enable ldo4 regulator monitoring 2 r/w ldo3_mon_en enable ldo3 regulator monitoring 1 r/w ldo2_mon_en enable ldo2 regulator monitoring 0 r/w ldo1_mon_en enable ldo1 regulator monitoring table 242 : mon _ reg _3 register address bit type label description 0x116 mon_reg_3 7 :3 r/w reserved 2 r/w ldo11_mon_en enable ldo11 regulator monitoring 1 r/w ldo10_mon_en enable ldo10 regulator monitoring 0 r/w ldo9_mon_en enable ldo9 regulator monitoring table 243 : mon _ reg _4 register address bit type label description 0x117 mon_reg_4 7 r/w bperi_mon_en enable buckperi regulator monitoring 6 r/w bmem_mon_en enable buckmem regulator monitoring 5 r/w bio_mon_en enable buckio regulator monitoring 4 r/w bpro_mon_en enable buckpro regulator monitoring 3 r/w bcore2_mon_en enable buckcore2 regulator monitoring 2 r/w bcore1_mon_en enable buckcore1 regulator monitoring 1 :0 r/w reserved da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 213 of 219 ? 2017 dialog semiconductor table 244 : mon _ reg _5 register address bit type label description 0x11e mon_reg_5 7 r reserved 6:4 r mon_a9_idx latest measurement at channel a9 was: 000: none 001: buckio 010: buckmem 011: buckperi 100: ldo1 101: ldo2 101: ldo5 > 110: reserved 3 r reserved 2:0 r mon_a8_idx latest measurement at channel a8 was: 000: none 001: buckcore1 010: buckcore2 011: buckpro 100: ldo3 101: ldo4 110: ldo11 > 110: reserved table 245 : mon _ reg _6 register address bit type label description 0x11f mon_reg_6 7 :3 r reserved 2:0 r mon_a10_idx latest measurement at channel a10 was: 000: none 001: ldo6 010: ldo7 011: ldo8 100: ldo9 101: ldo10 > 101: reserved table 246 : trim _ cldr register address bit type label description 0x120 trim_cldr 7:0 r/w trim_32k bits for correction of the 32k oscillator frequency for internal calendar: 10000000: - 244.1 ppm 11111111: - 1.9 ppm 00000000: off 00000001: 1.9 ppm (1/(32768*16)) 01111111: 242.2 ppm da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 214 of 219 ? 2017 dialog semiconductor table 247 : gp _ id _0 register address bit type label description 0x121 gp_id_0 7:0 r/w note 1 gp_0 data from fuse array (otp) note 1 write access can be disabled by otp if required. table 248 : gp _ id _1 register address bit type label description 0x122 gp_id_1 7:0 r/w note 1 gp_1 data from fuse array (otp) note 1 write access can be disabled by otp if required. table 249 : gp _ id _2 register address bit type labe l description 0x123 gp_id_2 7:0 r/w note 1 gp_2 data from fuse array (otp) note 1 write access can be disabled by otp if required. table 250 : gp _ id _3 register address bit type label description 0x124 gp_id_3 7:0 r/w note 1 gp_3 data from fuse array (otp) note 1 write access can be disabled by otp if required. table 251 : gp _ id _4 register address bit type labe l description 0x125 gp_id_4 7:0 r/w note 1 gp_4 data from fuse array (otp) note 1 write access can be disabled by otp if required. table 252 : gp _ id _5 register address bit type label description 0x126 gp_id_5 7:0 r/w note 1 gp_5 data from fuse array (otp) note 1 write access can be disabled by otp if required. table 253 : gp _ id _6 register address bit type labe l description 0x127 gp_id_6 7:0 r/w note 1 gp_6 data from fuse array (otp) note 1 write access can be disabled by otp if required. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 215 of 219 ? 2017 dialog semiconductor table 254 : gp _ id _7 register address bit type label description 0x128 gp_id_7 7:0 r/w note 1 gp_7 data from fuse array (otp) note 1 write access can be disabled by otp if required. table 255 : gp _ id _8 register address bit type labe l description 0x129 gp_id_8 7:0 r/w note 1 gp_8 data from fuse array (otp) note 1 write access can be disabled by otp if required. table 256 : gp _ id _ 9 register address bit type label description 0x12a gp_id_9 7:0 r/w note 1 gp_9 data from fuse array (otp) note 1 write access can be disabled by otp if required. table 257 : gp _ id _ 1 0 register address bit type label description 0x12b gp_id_10 7:0 r/w gp_10 data from fuse array (otp), no otp reload after powering up from no - power mode table 258 : gp _ id _11 register address bit type label description 0x12c gp_id_11 7:0 r/w gp_11 data from fuse array (otp) table 259 : gp _ id _12 register address bit type label description 0x12d gp_id_12 7:0 r/w gp_12 data from fuse array (otp) table 260 : gp _ id _13 register address bit type label description 0x12e gp_id_13 7:0 r/w gp_13 data from fuse array (otp) table 261 : gp _ id _14 register address bit type label description 0x12f gp_id_14 7:0 r/w gp_14 data from fuse array (otp) table 262 : gp _ id _15 register address bit type label description 0x130 gp_id_15 7:0 r/w gp_15 data from fuse array (otp) da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 216 of 219 ? 2017 dialog semiconductor table 263 : gp _ id _16 register address bit type label description 0x131 gp_id_16 7:0 r/w gp_16 data from fuse array (otp) table 264 : gp _ id _17 register address bit type label description 0x132 gp_id_17 7:0 r/w gp_17 data from fuse array (otp) table 265 : gp _ id _18 register address bit type label description 0x133 gp_id_18 7:0 r/w gp_18 data from fuse array (otp) table 266 : gp _ id _19 register address bit type label description 0x134 gp_id_19 7:0 r/w gp_19 data from fuse array (otp) table 267 : copmic_ s to copmic_ e register address bit type label description 0x140 copmic_s 7:0 r reserved reserved for co - pmic 0x14f copmic_e 7:0 r reserved reserved for co - pmic table 268 : chg _ co _ s to chg _ co _ e register address bit type label description 0x150 chg_co_s 7:0 r reserved reserved for companion charger 0x17f chg_co_e 7:0 r reserved reserved for companion charger a.5 register p age 3 table 269 : page _ con register address bit type label description 0x180 page_con 7 rw revert see register 0x00 , table 57 6 rw write_mode 5:3 rw reserved 2:0 rw reg_page table 270 : device _ id register address bit type label description 0x181 device_id 7:0 r device_id read back of chip id table 271 : variant _ id register address bit type label description 0x182 variant_id 7:4 r mrc read back of mask revision code (mrc) 3:0 r vrc read back of package variant code (vrc) da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 217 of 219 ? 2017 dialog semiconductor table 272 : customer _ id register address bit type label description 0x183 customer_id 7:0 r customer_id id for customer and target application platform, written during production of variant table 273 : config _ id register address bit type label description 0x184 config_id 7:0 r config_rev id for revision of otp settings, written during production of variant 00000000 C otp unprogrammed (reserved) > 00000000 C otp configuration revision xxx table 274 : pmic _ status register address bit type label description 0x1a8 pmic_status 7 r pc_done power commander download complete 6 :5 r/w reserved 4:0 r status decimal decode: 03=reset (shutdown) 28= system 25=power 23=power down 20=power1 17=active da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 218 of 219 ? 2017 dialog semiconductor status definitions revision datasheet status product status definition 1. da9063 system pmic for mobile application processors datasheet da9063_2v1 23 - mar - 2017 cfr0011 - 120 - 00 219 of 219 ? 2017 dialog semiconductor the netherlands dialog semiconductor b.v. phone: +31 73 640 8822 taiwan dialog semiconductor taiwan phone: +886 281 786 222 korea dialog semiconductor korea phone: +82 2 3469 8200 email: enquiry@diasemi.com web site: www.dialog - semiconductor.com |
Price & Availability of DA9063-XXHK1
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |