View TC9401EJD_4326403.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

? 2002 microchip technology inc. ds21483b-page 1 tc9400/9401/9402 features voltage-to-frequency ? choice of linearity - tc9401: 0.01% - tc9400: 0.05% - tc9402: 0.25% dc to 100khz (f/v) or 1hz to 100khz (v/f) low power dissipation: 27mw (typ.) single/dual supply operation - +8v to +15v or 4v to 7.5v gain temperature stability: 25 ppm/c (typ.) programmable scale factor frequency-to-voltage operation: dc to 100khz choice of linearity - tc9401: 0.02% - tc9400: 0.05% - tc9402: 0.25% programmable scale factor applications p data acquisition 13-bit analog-to-digital converters analog data transmission and recording phase locked loops frequency meters/tachometer motor control fm demodulation device selection table general description the tc9400/tc9401/tc9402 are low cost voltage-to- frequency (v/f) converters, utilizing low power cmos technology. the converters accept a variable analog input signal and generate an output pulse train, whose frequency is linearly proportional to the input voltage. thedevicescanalsobeusedashighlyaccuratefre- quency-to-voltage (f/v) converters, accepting virtually any input frequency waveform and providing a linearly proportional voltage output. a complete v/f or f/v system only requires the addi- tion of two capacitors, three resistors, and reference voltage. package type part number linearity (v/f) package temperature range tc9400cod 0.05% 14-pin soic (narrow) 0c to +70c tc9400cpd 0.05% 14-pin pdip 0c to +70c tc9400ejd 0.05% 14-pin cerdip -40c to +85c tc9401cpd 0.01% 14-pin pdip 0c to +70c TC9401EJD 0.01% 14-pin cerdip -40c to +85c tc9402cpd 0.25% 14-pin pdip 0c to +70c tc9402ejd 0.25% 14-pin cerdip c to +85c 1 2 3 4 5 6 7 14 13 12 11 10 9 8 v dd nc amplifier out threshold detector freq/2 out output common pulse freq out amplifier out threshold detector freq/2 out output common pulse freq out i bias zero adj i in v ss v ref out gnd v ref 1 2 3 4 5 6 7 14 13 12 11 10 9 8 v dd nc i bias zero adj i in v ss v ref out gnd v ref tc9400 tc9401 tc9402 14-pin plastic dip/cerdip 14-pin soic tc9400 tc9401 tc9402 nc = no internal connection voltage-to-frequency/frequency-to-voltage converters
tc9400/9401/9402 ds21483b-page 2 ? 2002 microchip technology inc. functional block diagram i in i ref tc9400 r in integrator op amp integrator capacitor threshold detector one shot pulse output pulse/2 output 2 input voltage reference capacitor reference volta g e
? 2002 microchip technology inc. ds21483b-page 3 tc9400/9401/9402 1.0 electrical characteristics absolute maximum ratings* v dd ?v ss ........................................................... +18v i in ........................................................................ 10ma v out max ?v out common...................................... 23v v ref ?v ss ..........................................................-1.5v storage temperature range .............. -65c to +150c operating temperature range: c device ........................................... 0c to +70c e device......................................... -40c to +85c package dissipation (t a 70c): 8-pin cerdip ..............................................800mw 8-pin plastic dip ........................................ 730mw 8-pin soic ................................................. 470mw *stresses above those listed under "absolute maximum ratings" may cause permanent damage to the device. these are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. tc940x electrical specifications electrical characteristics: v dd =+5v,v ss =-5v,v gnd =0v,v ref =-5v,r bias =100k ? , full scale = 10khz, unless otherwise specified. t a = +25c, unless temperature range is specified (-40c to +85c for e device, 0c to +70c for c device). parameter min typ max min typ max min typ max units test conditions voltage-to-frequency accuracy tc9400 tc9401 tc9402 linearity 10khz ? 0.01 0.05 ? 0.004 0.01 ? 0.05 0.25 % full scale output deviation from straight line between normalized zero and full scale input linearity 100khz ? 0.1 0.25 ? 0.04 0.08 ? 0.25 0.5 % full scale output deviation from straight line between normalized zero read- ing and full scale input gain temperature drift (note 1) ? 25 40 ? 25 40 ? 50 100 ppm/c full scale variationingainadue to temperature change gain variance ? 10 ? ? 10 ? ? 10 ? % of nominal variation from ideal accuracy zero offset (note 2) ? 10 50 ? 10 50 ? 20 100 mv correction at zero adjust for zero output when input is zero zero temperature drift (note 1) ? 25 50 ? 25 50 ? 50 100 v/c variationinzerooffset duetotemperature change note 1: full temperature range; not tested. 2: i in =0. 3: full temperature range, i out =10ma. 4: i out =10 a. 5: threshold detect = 5v, amp out = 0v, full temperature range. 6: 10hz to 100khz; not tested. 7: 5 sec minimum positive pulse width and 0.5 sec minimum negative pulse width. 8: t r =t f =20nsec. 9: r l 2k ? , tested @ 10k ?. 10: full temperature range, v in = -0.1v.
tc9400/9401/9402 ds21483b-page 4 ? 2002 microchip technology inc. analog input i in full scale ? 10 ? ? 10 ? ? 10 ? a full scale analog input current to achieve specified accuracy i in over range ? ? 50 ? ? 50 ? ? 50 a over range current response time ? 2 ? ? 2 ? ? 2 ? cycle settling time to 0.1% full scale digital section tc9400 tc9401 tc9402 v sat @i ol = 10ma ? 0.2 0.4 ? 0.2 0.4 ? 0.2 0.4 v logic "0" output voltage (note 3) v out max ?v out common (note 4) ? ? 18 ? ? 18 ? ? 18 v voltage range between output and common pulse frequency output width ?3??3??3 ? sec frequency-to-voltage supply current i dd quiescent (note 5) ? 1.5 6 ? 1.5 6 ? 3 10 ma current required from positive supply during operation i ss quiescent (note 5) ? -1.5 -6 ? -1.5 -6 ? -3 -10 ma current required from negative supply during operation v dd supply 4 ? 7.5 4 ? 7.5 4 ? 7.5 v operating range of positive supply v ss supply -4 ? -7.5 -4 ? -7.5 -4 ? -7.5 v operating range of negative supply reference voltage v ref ?v ss -2.5 ? ? -2.5 ? ? -2.5 ? ? v range of voltage reference input accuracy non-linearity (note 10) ? 0.02 0.05 ? 0.01 0.02 ? 0.05 0.25 % full scale deviation from ideal transfer function as a percentage full scale voltage input frequency range (notes 7 and 8) 10 ? 100k 10 ? 100k 10 ? 100k hz frequency range for specified non-linearity tc940x electrical specifications (continued) electrical characteristics: v dd =+5v,v ss =-5v,v gnd =0v,v ref =-5v,r bias =100k ? , full scale = 10khz, unless otherwise specified. t a = +25c, unless temperature range is specified (-40c to +85c for e device, 0c to +70c for c device). parameter min typ max min typ max min typ max units test conditions note 1: full temperature range; not tested. 2: i in =0. 3: full temperature range, i out =10ma. 4: i out =10 a. 5: threshold detect = 5v, amp out = 0v, full temperature range. 6: 10hz to 100khz; not tested. 7: 5 sec minimum positive pulse width and 0.5 sec minimum negative pulse width. 8: t r =t f =20nsec. 9: r l 2k ? , tested @ 10k ?. 10: full temperature range, v in = -0.1v.
? 2002 microchip technology inc. ds21483b-page 5 tc9400/9401/9402 frequency input positive excursion 0.4 ? v dd 0.4 ? v dd 0.4 ? v dd v voltage required to turn threshold detector on negative excursion -0.4 -2 -0.4 ? -2 -0.4 ? -2 v voltage required to turn threshold detector off minimum positive pulse width (note 8) ?5??5??5 ? sec time between threshold crossings minimum negative pulse width (note 8) ? 0.5 ? ? 0.5 ? ? 0.5 ? sec time between threshold crossings input impedance ? 10 ? ? 10 ? ? 10 m ? analog outputs tc9400 tc9401 tc9402 output voltage (note 9) ?v dd ?1 ? ? v dd ?1 ? ? v dd ? 1 ? v voltage range of op amp output for speci- fied non-linearity output loading 2 ? ? 2 ? ? 2 ? ? k ? resistive loading at output of op amp supply current tc9400 tc9401 tc9402 i dd quiescent (note 10) ? 1.5 6 ? 1.5 6 ? 3 10 ma current required from positive supply during operation i ss quiescent (note 10) ? -1.5 -6 -1.5 -6 ? -3 -10 ma current required from negative supply during operation v dd supply 4 ? 7.5 4 ? 7.5 4 ? 7.5 v operating range of positive supply v ss supply -4 ? -7.5 -4 ? -7.5 -4 ? -7.5 v operating range of negative supply reference voltage v ref ?v ss -2.5 ? ? -2.5 ? ? -2.5 ? ? v range of voltage reference input tc940x electrical specifications (continued) electrical characteristics: v dd =+5v,v ss =-5v,v gnd =0v,v ref =-5v,r bias =100k ? , full scale = 10khz, unless otherwise specified. t a = +25c, unless temperature range is specified (-40c to +85c for e device, 0c to +70c for c device). parameter min typ max min typ max min typ max units test conditions note 1: full temperature range; not tested. 2: i in =0. 3: full temperature range, i out =10ma. 4: i out =10 a. 5: threshold detect = 5v, amp out = 0v, full temperature range. 6: 10hz to 100khz; not tested. 7: 5 sec minimum positive pulse width and 0.5 sec minimum negative pulse width. 8: t r =t f =20nsec. 9: r l 2k ? , tested @ 10k ?. 10: full temperature range, v in = -0.1v.
tc9400/9401/9402 ds21483b-page 6 ? 2002 microchip technology inc. 2.0 pin descriptions the descriptions of the pins are listed in table 2-1. table 2-1: pin function table pin no. 14-pin pdip/cerdip 14-pin soic (narrow) symbol description 1i bias this pin sets bias current in the tc9400. connect to v ss through a 100k ? resistor. 2 zero adj low frequency adjustment input. 3i in input current connection for the v/f converter. 4v ss negative power supply voltage connection, typically -5v. 5v ref out reference capacitor connection. 6 gnd analog ground. 7v ref voltage reference input, typically -5v. 8 pulse freq out frequency output. this open drain output will pulse low each time the freq. threshold detector limit is reached. the pulse rate is proportional to input voltage. 9output common source connection for the open drain output fets. 10 freq/2 out this open drain output is a square wave at one-half the frequency of the pulse output (pin 8). output transitions of this pin occur on the rising edge of pin 8. 11 threshold detector input to the threshold detector. this pin is the frequency input during f/v operation. 12 amplifier out output of the integrator amplifier. 13 nc no internal connection. 14 v dd positive power supply connection, typically +5v.
? 2002 microchip technology inc. ds21483b-page 7 tc9400/9401/9402 3.0 detailed description 3.1 voltage-to-frequency (v/f) circuit description the tc9400 v/f converter operates on the principal of charge balancing. the operation of the tc9400 is eas- ily understood by referring to figure 3-1. the input volt- age (v in ) is converted to a current (i in ) by the input resistor. this current is then converted to a charge on the integrating capacitor and shows up as a linearly decreasing voltage at the output of the op amp. the lower limit of the output swing is set by the threshold detector, which causes the reference voltage to be applied to the reference capacitor for a time period long enough to charge the capacitor to the reference volt- age. this action reduces the charge on the integrating capacitor by a fixed amount (q = c ref xv ref ), causing the op amp output to step up a finite amount. at the end of the charging period, c ref is shorted out. this dissipates the charge stored on the reference capacitor, so that when the output again crosses zero, the system is ready to recycle. in this manner, the con- tinued discharging of the integrating capacitor by the input is balanced out by fixed charges from the refer- ence voltage. as the input voltage is increased, the number of reference pulses required to maintain bal- ance increases, which causes the output frequency to also increase. since each charge increment is fixed, the increase in frequency with voltage is linear. in addition, the accuracy of the output pulse width does not directly affect the linearity of the v/f. the pulse must simply be long enough for full charge transfer to take place. the tc9400 contains a "self-start" circuit to ensure the v/f converter always operates properly when power is first applied. in the event that, during power-on, the op amp output is below the threshold and c ref is already charged, a positive voltage step will not occur. the op amp output will continue to decrease until it crosses the -3.0v threshold of the "self-start" comparator. when this happens, an internal resistor is connected to the op amp input, which forces the output to go positive until the tc9400 is in its normal operating mode. the tc9400 utilizes low power cmos processing for low input bias and offset currents, with very low power dissipation. the open drain n-channel output fets provide high voltage and high current sink capability. figure 3-1: 10hz to 10khz v/f converter ? + +5v + 5v 14 v dd + 5v r l 10k ? r l 10k ? 8 10 9 f out f out /2 11 3 sec delay self- start 12 5 20k ? 60pf op amp c int 820pf c ref 180pf 12pf r in 1m ? v in +5v -5v 50k ? 510k ? 10k ? 3 1 offset adjust i in zero adjust 0v ? 10v i bias v ss 4 -5v 2 output common v ref out r bias 100k ? amp out tc9400 tc9401 tc9402 gnd 6 threshold detector threshold detect reference voltage (typically -5v) 2 v ref 7 -3v input
tc9400/9401/9402 ds21483b-page 8 ? 2002 microchip technology inc. 3.2 voltage-to-time measurements the tc9400 output can be measured in the time domain as well as the frequency domain. some micro- computers, for example, have extensive timing capabil- ity, but limited counter capability. also, the response time of a time domain measurement is only the period between two output pulses, while the frequency mea- surement must accumulate pulses during the entire counter time-base period. time measurements can be made from either the tc9400's pulse freq out output, or from the freq/2 out output. the freq/2 out output changes state on the rising edge of pulse freq out, so freq/2 out is a symmetrical square wave at one-half the pulse output frequency. timing measure- ments can, therefore, be made between successive pulse freq out pulses, or while freq/2 out is high (or low). 4.0 pin functions 4.1 threshold detector input in the v/f mode, this input is connected to the ampli- fier out output (pin 12) and triggers a 3 sec pulse when the input voltage passes through its threshold. in the f/v mode, the input frequency is applied to this input. the nominal threshold of the detector is half way between the power supplies, or (v dd +v ss )/2 400mv. the tc9400's charge balancing v/f technique is not dependent on a precision comparator threshold, because the threshold only sets the lower limit of the op amp output. the op amp's peak-to-peak output swing, which determines the frequency, is only influenced by external capacitors and by v ref . 4.2 pulse freq out this output is an open drain n-channel fet, which pro- vides a pulse waveform whose frequency is propor- tional to the input voltage. this output requires a pull- up resistor and interfaces directly with mos, cmos, and ttl logic (see figure 4-1). figure 4-1: output waveforms 3 sec typ. 1/f f out f out /2 amp out v ref 0v c ref c int notes: 1. to adjust f min , set v in = 10mv and adjust the 50k ? offset for 10hz output. 2. to adjust f max , set v in = 10v and adjust r in or v ref for 10khz output. 3. to increase f out max to 100khz, change c ref to 2pf and c int to 75pf. 4. for high performance applications, use high stability components for r in , c ref , v ref (metal film resistors and glass capacitors). also, separate output ground (pin 9) from input ground (pin 6).
? 2002 microchip technology inc. ds21483b-page 9 tc9400/9401/9402 4.3 freq/2 out this output is an open drain n-channel fet, which pro- vides a square wave one-half the frequency of the pulse frequency output. the freq/2 out output will change state on the rising edge of pulse freq out. this output requires a pull-up resistor and interfaces directly with mos, cmos, and ttl logic. 4.4 output common the sources of both the freq/2 out and the pulse freq out are connected to this pin. an output level swing from the drain voltage to ground, or to the v ss supply, may be obtained by connecting this pin to the appropriate point. 4.5 r bias an external resistor, connected to v ss , sets the bias point for the tc9400. specifications for the tc9400 are based on r bias = 100k ? 10%, unless otherwise noted. increasing the maximum frequency of the tc9400 beyond 100khz is limited by the pulse width of the pulse output (typically 3 sec). reducing r bias will decrease the pulse width and increase the maximum operating frequency, but linearity errors will also increase. r bias can be reduced to 20k ? ,whichwill typically produce a maximum full scale frequency of 500khz. 4.6 amplifier out this pin is the output stage of the operational amplifier. during v/f operation, a negative going ramp signal is available at this pin. in the f/v mode, a voltage proportional to the frequency input is generated. 4.7 zero adjust this pin is the non-inverting input of the operational amplifier. the low frequency set point is determined by adjusting the voltage at this pin. 4.8 i in the inverting input of the operational amplifier and the summing junction when connected in the v/f mode. an input current of 10 a is specified, but an over range current up to 50 a can be used without detrimental effect to the circuit operation. i in connects the summing junction of an operational amplifier. voltage sources cannot be attached directly, but must be buffered by external resistors. 4.9 v ref a reference voltage from either a precision source, or the v ss supply is applied to this pin. accuracy of the tc9400 is dependent on the voltage regulation and temperature characteristics of the reference circuitry. since the tc9400 is a charge balancing v/f converter, the reference current will be equal to the input current. for this reason, the dc impedance of the reference voltage source must be kept low enough to prevent lin- earity errors. for linearity of 0.01%, a reference imped- ance of 200w or less is recommended. a 0.1 fbypass capacitor should be connected from v ref to ground. 4.10 v ref out the charging current for c ref is supplied through this pin. when the op amp output reaches the threshold level, this pin is internally connected to the reference voltage and a charge, equal to v ref xc ref , is removed from the integrator capacitor. after about 3 sec, this pin is internally connected to the summing junction of the opamptodischargec ref . break-before-make switch- ing ensures that the reference voltage is not directly applied to the summing junction.
tc9400/9401/9402 ds21483b-page 10 ? 2002 microchip technology inc. 5.0 voltage-to-frequency (v/f) converter design information 5.1 input/output relationships the output frequency (f out ) is related to the analog input voltage (v in ) by the transfer equation: equation 5-1: 5.2 external component selection 5.2.1 r in the value of this component is chosen to give a full scale input current of approximately 10 a: equation 5-2: equation 5-3: note that the value is an approximation and the exact relationship is defined by the transfer equation. in prac- tice, the value of r in typicallywouldbetrimmedto obtain full scale frequency at v in full scale (see section 5.3, adjustment procedure). metal film resis- tors with 1% tolerance or better are recommended for high accuracy applications because of their thermal stability and low noise generation. 5.2.2 c int the exact value is not critical but is related to c ref by the relationship: 3c ref c int 10c ref improved stability and linearity are obtained when c int 4c ref . low leakage types are recommended, although mica and ceramic devices can be used in applications where their temperature limits are not exceeded. locate as close as possible to pins 12 and 13. 5.2.3 c ref theexactvalueisnotcriticalandmaybeusedtotrim the full scale frequency (see section 7.1, input/output relationships). glass film or air trimmer capacitors are recommended because of their stability and low leak- age. locate as close as possible to pins 5 and 3 (see figure 5-1). figure 5-1: recommended c ref vs. v ref 5.2.4 v dd ,v ss power supplies of 5v are recommended. for high accuracy requirements, 0.05% line and load regulation and 0.1 f disc decoupling capacitors, located near the pins, are recommended. 5.3 adjustment procedure figure 3-1 shows a circuit for trimming the zero loca- tion. full scale may be trimmed by adjusting r in ,v ref , or c ref . recommended procedure for a 10khz full scale frequency is as follows: 1. set v in to 10mv and trim the zero adjust circuit to obtain a 10hz output frequency. 2. set v in to 10v and trim either r in ,v ref ,orc ref to obtain a 10khz output frequency. if adjustments are performed in this order, there should be no interaction and they should not have to be repeated. 5.4 improved single supply v/f converter operation a tc9400, which operates from a single 12 to 15v vari- able power source, is shown in figure 5-2. this circuit uses two zener diodes to set stable biasing levels for the tc9400. the zener diodes also provide the refer- ence voltage, so the output impedance and tempera- ture coefficient of the zeners will directly affect power supply rejection and temperature performance. full scale adjustment is accomplished by trimming the input current. trimming the reference voltage is not recom- mended for high accuracy applications unless an op amp is used as a buffer, because the tc9400 requires a low impedance reference (see section 4.9, v ref pin description, for more information). the circuit of figure 5-2 will directly interface with cmos logic operating at 12v to 15v. ttl or 5v cmos logic can be accommodated by connecting the output pull-up resistors to the +5v supply. an optoisolator can also be used if an isolated output is required; also, see figure 5-3. frequency out = v in r in ,x 1 (v ref )(v ref ) v in fullscale 10 a r in ? 10v 10 a r in ? =1m ? 500 400 300 200 100 0 -1 -2 -3 -4 -5 -6 -7 v ref (v) c ref (pf) +12pf 10khz 100khz v dd = +5v v ss = -5v r in = 1m ? v in = +10v t a = +25 c
? 2002 microchip technology inc. ds21483b-page 11 tc9400/9401/9402 figure 5-2: voltage to frequency figure 5-3: fixed voltage - single supply operation r 1 910k r 4 100k 1 f d 2 5.1vz r 2 910k r 5 91k rp offset 20k 100k d 1 5.1vz 0.1 100k c ref c int 1.2k +12 to +15v 10k 10k output frequenc y digital ground analog ground input voltage (0 to 10v) r 3 gain tc9400 11 12 5 3 2 6 7 1 4 14 9 10 8 threshold detect amp out c ref i in zero adjust gnd v ref i bias output common f out /2 f out v dd v ss component selection f/s freq. 1khz 10khz 100khz c ref 2200pf 180pf 27pf c int 4700pf 470pf 75pf v+ = 8v to 15v (fixed) 14 8 10k ? 10k ? f out f out /2 10 149 100k ? 0v ? 10v i in 180 pf 820 pf 3 5 12 11 7 0.01 f 2 k ? 8.2 k ? 6 2 v 2 r 2 0.9 r 1 0.2 r 1 r in 1m ? i in v ref tc9400 offset adjust gain adjust v+ 10v 12v 15v 1m ? 1.4m ? 2m ? r 1 r 2 10k ? 14k ? 20k ? f out = i in 1 (v 2 ? v 7 ) (c ref ) (v in ? v 2 ) (v+ ? v 2 ) + i in = r in (0.9r 1 + 0.2r 1 ) 5v 0.01 f v in
tc9400/9401/9402 ds21483b-page 12 ? 2002 microchip technology inc. 6.0 frequency-to-voltage (f/v) circuit description when used as an f/v converter, the tc9400 generates an output voltage linearly proportional to the input frequency waveform. each zero crossing at the threshold detector's input causes a precise amount of charge (q = c ref v ref ) to be dispensed into the op amp's summing junction. this charge, in turn, flows through the feedback resis- tor, generating voltage pulses at the output of the op amp. a capacitor (c int )acrossr int averages these pulses into a dc voltage, which is linearly proportional to the input frequency. 7.0 f/v converter design information 7.1 input/output relationships the output voltage is related to the input frequency (f in ) by the transfer equation: equation 7-1: the response time to a change in f in is equal to (r int c int ). the amount of ripple on v out is inversely proportional to c int and the input frequency. c int can be increased to lower the ripple. values of 1 f to 100 f are perfectly acceptable for low frequencies. when the tc9400 is used in the single supply mode, v ref is defined as the voltage difference between pin 7 and pin 2. 7.2 input voltage levels the input frequency is applied to the threshold detec- tor input (pin 11). as discussed in the v/f circuit section of this data sheet, the threshold of pin 11 is approxi- mately (v dd +v ss )/2 400mv. pin 11's input voltage range extends from v dd to about 2.5v below the thresh- old. if the voltage on pin 11 goes more than 2.5 volts below the threshold, the v/f mode start-up comparator will turn on and corrupt the output voltage. the thresh- old detector input has about 200mv of hysteresis. in 5v applications, the input voltage levels for the tc9400 are 400mv, minimum. if the frequency source being measured is unipolar, such as ttl or cmos operating from a +5v source, then an ac cou- pled level shifter should be used. one such circuit is showninfigure7-1(a). the level shifter circuit in figure 7-1(b) can be used in single supply f/v applications. the resistor divider ensures that the input threshold will track the supply voltages. the diode clamp prevents the input from going far enough in the negative direction to turn on the start-up comparator. the diode's forward voltage decreases by 2.1mv/c, so for high ambient tempera- ture operation, two diodes in series are recommended; also, see figure 7-2. figure 7-1: frequency input level shifter v out =[v ref c ref r int ]f in +5v 14 64 +5v -5v v dd 1.0m 11 33k in914 v ss det tc9400 ( a ) 5v su pp l y (b) single supply 0.01 f frequency input 0v gnd +8v to +5v 14 10k 4 +5v v dd 1.0m 11 33k in914 v ss det tc9400 0.01 f frequency input 0v 0.1 f 10k
? 2002 microchip technology inc. ds21483b-page 13 tc9400/9401/9402 figure 7-2: f/v single supply f/v converter 7.3 input buffer f out and f out /2 are not used in the f/v mode. how- ever, these outputs may be useful for some applica- tions, such as a buffer to feed additional circuitry. then, f out will follow the input frequency waveform, except that f out will go high 3 sec after f in goes high; f out /2 will be square wave with a frequency of one-half f out . if these outputs are not used, pins 8, 9 and 10 should be connected to ground (see figure 7-3 and figure 7-4). figure 7-3: f/v digital outputs offset adjust 10k .01 f 6.2v in914 33k 100k 500k 0.1 f 100k v+ = 10v to 15v 1m 47pf v out frequency input tc9400 6 10k 2 11 1.0m 4 14 12 3 5 gnd v ref out i in zero adjust v ref i bias amp out v dd v ss gnd 6 7 1.0k v+ 1.0k 0.01 f .001 f det note: the output is referenced to pin 6, which is at 6.2v (vz). for frequency meter applications, a 1ma meter with a series scalin g resistor can be placed across pins 6 and 12. 0.5 sec min 5.0 sec min delay = 3 sec input f out f out /2
tc9400/9401/9402 ds21483b-page 14 ? 2002 microchip technology inc. figure 7-4: dc - 10khz converter 7.4 output filtering the output of the tc9400 has a sawtooth ripple super- imposed on a dc level. the ripple will be rejected if the tc9400 output is converted to a digital value by an inte- grating analog-to-digital converter, such as the tc7107 or tc7109. the ripple can also be reduced by increas- ing the value of the integrating capacitor, although this will reduce the response time of the f/v converter. thesawtoothrippleontheoutputofanf/vcanbe eliminated without affecting the f/v's response time by using the circuit in figure 7-5. the circuit is a capaci- tance multiplier, where the output coupling capacitor is multiplied by the ac gain of the op amp. a moderately fast op amp, such as the tl071, should be used. figure 7-5: ripple filter tc9400a tc9401a tc9402a +5v 14 v dd v+ v+ f out /2 f out output common 10 9 8 5 3 12 12pf c ref 56pf c int 1000pf r int 1m ? 60pf amp out v out v ss i bias 14 10k ? 2.2k ? 100k ? 2k ? -5v +5v zero adjust 2 7 (typically -5v) v ref f in 11 threshold detector 3 sec delay * * * *optional/if buffer is needed offset adjust v ref out i in 42 ? + op amp + v ref see figure 7-1: "frequency input level shifter" 6 gnd threshold detect 1m 47pf v ou t tc9400 12 3 5 v ref out i in gnd amp out 6 .001 f + ? 1m 3 2 .01 f 1m 0.1 f +5 7 6 4 -5 tl071 200
? 2002 microchip technology inc. ds21483b-page 15 tc9400/9401/9402 8.0 f/v power-on reset in f/v mode, the tc9400 output voltage will occasion- ally be at its maximum value when power is first applied. this condition remains until the first pulse is applied to f in . in most frequency measurement appli- cations, this is not a problem because proper operation begins as soon as the frequency input is applied. in some cases, however, the tc9400 output must be zero at power-on without a frequency input. in such cases, a capacitor connected from pin 11 to v dd will usually be sufficient to pulse the tc9400 and provide a power-on reset (see figure 8-1 (a) and (b)). where predictable power-on operation is critical, a more com- plicated circuit, such as figure 8-1 (b), may be required. figure 8-1: power-on operation/reset v dd 14 11 1000pf threshold detector 1k ? f in v dd 100k ? 1 f 3 4 8 6 f in 1 2 5 16 v cc b r c q v ss a clra cd4538 tc9400 (a) (b) to tc940 0
tc9400/9401/9402 ds21483b-page 16 ? 2002 microchip technology inc. 9.0 package information 9.1 package marking information package marking data is not available at this time. 9.2 taping form 9.3 package dimensions pin 1 component taping orientation for 14-pin soic (narrow) devices user direction of feed standard reel component orientation for tr suffix device w p package carrier width (w) pitch (p) part per full reel reel size 14-pin soic (n) 12 mm 8 mm 2500 13 in carrier tape, reel size, and number of components per reel dimensions: inches (mm) .780 (19.81) .740 (18.80) .300 (7.62) .230 (5.84) .200 (5.08) .160 (4.06) .200 (5.08) .125 (3.18) .110 (2.79) .090 (2.29) .065 (1.65) .045 ( 1.14 ) .020 (0.51) .016 (0.41) .040 (1.02) .020 (0.51) .098 (2.49) max. .030 (0.76) min. 14-pin cdip (narrow) .400 (10.16) .320 (8.13) .015 (0.38) .008 (0.20) 3 min. pin 1 .320 (8.13) .290 (7.37) .150 (3.81) min.
? 2002 microchip technology inc. ds21483b-page 17 tc9400/9401/9402 9.3 package dimensions (continued) dimensions: inches (mm) .260 (6.60) .240 (6.10) .770 (19.56) .745 (18.92) .310 (7.87) .290 (7.37) .040 (1.02) .020 (0.51) .070 (1.78) .045 (1.14) .022 (0.56) .015 (0.38) .110 (2.79) .090 (2.29) .200 (5.08) .140 (3.56) .150 (3.81) .115 (2.92) pin 1 14-pin pdip (narrow) .015 (0.38) .008 (0.20) 3 min. .400 (10.16) .310 (7.87) dimensions: inches (mm) .344 (8.74) .337 (8.56) .157 (3.99) .150 (3.81) .244 (6.20) .228 (5.79) .069 (1.75) .053 (1.35) .010 (0.25) .004 (0.10) .050 (1.27) typ. .018 (0.46) .014 (0.36) 8 max. .010 (0.25) .007 (0.18) .050 (1.27) .016 (0.40) pin 1 14-pin soic (narrow)
tc9400/9401/9402 ds21483b-page 18 ? 2002 microchip technology inc. sales and support data sheets products supported by a preliminary data sheet may have an errata sheet describing minor operational differences and recom- mended workarounds. to determine if an errata sheet exists for a particular device, please contact one of the following: 1. your local microchip sales office 2. the microchip corporate literature center u.s. fax: (480) 792-7277 3. the microchip worldwide site (www.microchip.com) please specify which device, revision of silicon and data sheet (include literature #) you are using. new customer notification system register on our web site (www.microchip.com/cn) to receive the most current information on our products.
? 2002 microchip technology inc. ds21483b-page 19 tc9400/9401/9402 information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. it is your responsibility to ensure that your application meets with your specifications. no representation or warranty is given and no liability is assumed by microchip technology incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. use of microchip?s products as critical com- ponents in life support systems is not authorized except with express written approval by microchip. no licenses are con- veyed, implicitly or otherwise, under any intellectual property rights. trademarks the microchip name and logo, the microchip logo, filterlab, k ee l oq ,microid, mplab,pic,picmicro,picmaster, picstart, pro mate, seeval and the embedded control solutions company are registered trademarks of microchip tech- nology incorporated in the u.s.a. and other countries. dspic, economonitor, fansense, flexrom, fuzzylab, in-circuit serial programming, icsp, icepic, microport, migratable memory, mpasm, mplib, mplink, mpsim, mxdev, picc, picdem, picdem.net, rfpic, select mode and total endurance are trademarks of microchip technology incorporated in the u.s.a. serialized quick turn programming (sqtp) is a service mark of microchip technology incorporated in the u.s.a. all other trademarks mentioned herein are property of their respective companies. ? 2002, microchip technology incorporated, printed in the u.s.a., all rights reserved. printed on recycled paper. microchip received qs-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in chandler and tempe, arizona in july 1999 and mountain view, california in march 2002. the company?s quality system processes and procedures are qs-9000 compliant for its picmicro ? 8-bit mcus, k ee l oq ? code hopping devices, serial eeproms, microperipherals, non-volatile memory and analog products. in addition, microchip?s quality system for the design and manufacture of development systems is iso 9001 certified.
ds21483b-page 20 ? 2002 microchip technology inc. americas corporate office 2355 west chandler blvd. chandler, az 85224-6199 tel: 480-792-7200 fax: 480-792-7277 technical support: 480-792-7627 web address: http://www.microchip.com rocky mountain 2355 west chandler blvd. chandler, az 85224-6199 tel: 480-792-7966 fax: 480-792-7456 atlanta 500 sugar mill road, suite 200b atlanta, ga 30350 tel: 770-640-0034 fax: 770-640-0307 boston 2 lan drive, suite 120 westford, ma 01886 tel: 978-692-3848 fax: 978-692-3821 chicago 333 pierce road, suite 180 itasca, il 60143 tel: 630-285-0071 fax: 630-285-0075 dallas 4570 westgrove drive, suite 160 addison, tx 75001 tel: 972-818-7423 fax: 972-818-2924 detroit tri-atria office building 32255 northwestern highway, suite 190 farmington hills, mi 48334 tel: 248-538-2250 fax: 248-538-2260 kokomo 2767 s. albright road kokomo, indiana 46902 tel: 765-864-8360 fax: 765-864-8387 los angeles 18201 von karman, suite 1090 irvine, ca 92612 tel: 949-263-1888 fax: 949-263-1338 new york 150 motor parkway, suite 202 hauppauge, ny 11788 tel: 631-273-5305 fax: 631-273-5335 san jose microchip technology inc. 2107 north first street, suite 590 san jose, ca 95131 tel: 408-436-7950 fax: 408-436-7955 toronto 6285 northam drive, suite 108 mississauga, ontario l4v 1x5, canada tel: 905-673-0699 fax: 905-673-6509 asia/pacific australia microchip technology australia pty ltd suite 22, 41 rawson street epping 2121, nsw australia tel: 61-2-9868-6733 fax: 61-2-9868-6755 china - beijing microchip technology consulting (shanghai) co., ltd., beijing liaison office unit 915 bei hai wan tai bldg. no. 6 chaoyangmen beidajie beijing, 100027, no. china tel: 86-10-85282100 fax: 86-10-85282104 china - chengdu microchip technology consulting (shanghai) co., ltd., chengdu liaison office rm. 2401, 24th floor, ming xing financial tower no. 88 tidu street chengdu 610016, china tel: 86-28-6766200 fax: 86-28-6766599 china - fuzhou microchip technology consulting (shanghai) co., ltd., fuzhou liaison office unit 28f, world trade plaza no. 71 wusi road fuzhou 350001, china tel: 86-591-7503506 fax: 86-591-7503521 china - shanghai microchip technology consulting (shanghai) co., ltd. room 701, bldg. b far east international plaza no. 317 xian xia road shanghai, 200051 tel: 86-21-6275-5700 fax: 86-21-6275-5060 china - shenzhen microchip technology consulting (shanghai) co., ltd., shenzhen liaison office rm. 1315, 13/f, shenzhen kerry centre, renminnan lu shenzhen 518001, china tel: 86-755-2350361 fax: 86-755-2366086 hong kong microchip technology hongkong ltd. unit 901-6, tower 2, metroplaza 223 hing fong road kwai fong, n.t., hong kong tel: 852-2401-1200 fax: 852-2401-3431 india microchip technology inc. india liaison office divyasree chambers 1 floor, wing a (a3/a4) no. 11, o?shaugnessey road bangalore, 560 025, india tel: 91-80-2290061 fax: 91-80-2290062 japan microchip technology japan k.k. benex s-1 6f 3-18-20, shinyokohama kohoku-ku, yokohama-shi kanagawa, 222-0033, japan tel: 81-45-471- 6166 fax: 81-45-471-6122 korea microchip technology korea 168-1, youngbo bldg. 3 floor samsung-dong, kangnam-ku seoul, korea 135-882 tel: 82-2-554-7200 fax: 82-2-558-5934 singapore microchip technology singapore pte ltd. 200 middle road #07-02 prime centre singapore, 188980 tel: 65-6334-8870 fax: 65-6334-8850 ta iw a n microchip technology taiwan 11f-3, no. 207 tung hua north road taipei, 105, taiwan tel: 886-2-2717-7175 fax: 886-2-2545-0139 europe denmark microchip technology nordic aps regus business centre lautrup hoj 1-3 ballerup dk-2750 denmark tel: 45 4420 9895 fax: 45 4420 9910 france microchip technology sarl parc d?activite du moulin de massy 43 rue du saule trapu batiment a - ler etage 91300 massy, france tel: 33-1-69-53-63-20 fax: 33-1-69-30-90-79 germany microchip technology gmbh gustav-heinemann ring 125 d-81739 munich, germany tel: 49-89-627-144 0 fax: 49-89-627-144-44 italy microchip technology srl centro direzionale colleoni palazzo taurus 1 v. le colleoni 1 20041 agrate brianza milan, italy tel: 39-039-65791-1 fax: 39-039-6899883 united kingdom arizona microchip technology ltd. 505 eskdale road winnersh triangle wokingham berkshire, england rg41 5tu tel: 44 118 921 5869 fax: 44-118 921-5820 03/01/02 *ds21483b* w orldwide s ales and s ervice

▲Up To Search▲

Price & Availability of TC9401EJD

	To Download TC9401EJD Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .