Part Number Hot Search : 
9248DF LM98620 SY89322 BUV26 V460LA7P SMBJ51CA L6592D MURS220
Product Description
Full Text Search
 

To Download ACT8332NDAQB-T Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  innovative power tm - 1 - www.active-semi.com copyright ? 2010 active-semi, inc. activepmu tm is a trademark of active-semi. act8332 three channel integrated power management ic for handheld portable equipment rev1, 24-may-10 system blo ck diagram features ? multiple patents pending ? three integrated regulators ? 350ma pwm step-down dc/dc ? 360ma low noise ldo ? 360ma low noise ldo ? independent enable/disable control ? minimal external components ? 3 3mm, thin-dfn (tdfn33-10) package ? only 0.75mm height ? rohs compliant applications ? portable devices and pdas ? mp3/mp4 players ? wireless handhelds ? gps receivers, etc. general description the patent-pending act8332 is a complete, cost effective, highly-efficient activepmu tm power man- agement solution that is ideal for a wide range of portable handheld equipment. this device inte- grates one pwm step-down dc/dc converter and two low noise, low dropout linear regulators (ldos) in a single, thin, space-saving package. this device is ideal for a wide range of portable handheld equipment that can benefit from the advantages of activepmu technology but does not require a high level of integration. reg1 is a fixed-frequency, current-mode pwm step-down dc/dc converter that is optimized for high efficiency and is capable of supplying up to 350ma output current. reg1?s output is available in a variety of factory-preset output voltage options, and an adjustable output voltage mode is also avail- able. reg2, reg3 are low noise, high psrr linear regulators that are capable of supplying up to 360ma, and 360ma, respectively. the act8332 is available in a tiny 3mm 3mm 10-pin thin-dfn package that is just 0.75mm thin. out1 adjustable, or 1.2v to 3.3v up to 350ma out2 1.4v to 3.7v up to 360ma out3 1.4v to 3.7v up to 360ma on1 on3 system control reg3 ldo reg2 ldo battery reg1 step-down dc/dc act8332 tm pmu pmu active pb pb-free
act8332 rev1, 24-may-10 innovative power tm - 2 - www.active-semi.com copyright ? 2010 active-semi, inc. activepmu tm is a trademark of active-semi. functional block diagram reg1 vp1 gp1 sw1 out1 fb1 ga to battery act8332 reg2 ldo to battery or out1 on1 on3 uvlo reg3 ldo inl out2 out3 active- semi
act8332 rev1, 24-may-10 innovative power tm - 3 - www.active-semi.com copyright ? 2010 active-semi, inc. activepmu tm is a trademark of active-semi. ordering information cd pin configuration thin - dfn (tdfn 33-10) 10 9 7 6 8 1 2 3 4 5 act8332 vp1 sw1 out2 gp1 inl fb1 on3 ga on1 out3 part number v out1 v out2 v out3 pins temperature range ACT8332NDAQB-T adjustable 2.85v 2.5v 10 -40c to +85c package tdfn33-10 c : output voltage options detailed in this table represent st andard voltage options, and are available for samples or production orders. additional output voltage options, as detailed in the output voltage codes table, are available for pro duction subject to minimum order quantities. contact active-semi for more informatio n regarding semi-custom output voltage combinations. d : all active-semi components are rohs compliant and with pb-free plating unless specified differently. the term pb-free means semiconductor products that are in compliance with current rohs (restriction of haza rdous substances) standards. reg1 output voltage codes a d e f i g adjustable 1.5v 1.8v 2.5v 2.8v 3.0v c 1.2v p 1.3v j 1.4v q 2.85v h 3.3v top view reg2 output voltage codes j d l e f i q g 1.4v 1.5v 1.7v 1.8v 2.5v 2.8v 2.85v 3.0v h 3.3v reg3 output voltage codes e g k m b h i l 1.4v 1.5v 1.7v 1.8v 2.5v 2.8v 2.85v 3.0v r 3.3v a ctive- semi
act8332 rev1, 24-may-10 innovative power tm - 4 - www.active-semi.com copyright ? 2010 active-semi, inc. activepmu tm is a trademark of active-semi. pin descriptions pin name description 1 vp1 power input for reg1. bypass to gp1 with a high quality ceramic capacitor placed as close as possible to the ic. 2 sw1 switching node output for reg1. connect th is pin to the switching end of the inductor. 3 gp1 power ground for reg1. connect ga, gp1 together at a single point as close to the ic as possible. 4 out2 output voltage for reg2. capable of deliveri ng up to 360ma of output current. output has high impedance when disabled. 5 inl power input for reg2, reg3. bypass to ga with a high quality ceramic capacitor placed as close as possible to the ic. 6 out3 output voltage for reg3. capable of deliveri ng up to 360ma of output current. output has high impedance when disabled. 7 ga analog ground. connect ga directly to a quiet ground node. connect ga, gp1 together at a single point as close to the ic as possible. 8 on1 enable control input for reg1, reg2. drive on 1 to the vp1 or a logic high for normal operation, drive to ga or a logic low to disable reg1, reg2 9 on3 enable control input for reg3. drive on3 to the inl or a logic high for normal operation, drive to ga or a logic low to disable reg3 10 fb1 output feedback sense. for fixed output volt age options reg1, connect this pin directly to the output node to connect the internal feedba ck network to the output voltage. for adjustable output voltage options reg1. the voltage at this pin is regulated to 0.625v. connect this pin to the center point of the output voltage feed back network between out1 and ga to set the output voltage. ep ep exposed pad. must be soldered to ground on pcb
act8332 rev1, 24-may-10 innovative power tm - 5 - www.active-semi.com copyright ? 2010 active-semi, inc. activepmu tm is a trademark of active-semi. c : do not exceed these limits to prevent damage to the device. exposure to absolute maximum rati ng conditions for long periods m ay affect device reliability. absolute maximum ratings c parameter value unit sw1 to gp1, inl, vp1, fb1, out2, out3, on1, on3 to ga -0.3 to +6 v sw1 to vp1 -6 to +0.3 v gp1 to ga -0.3 to +0.3 v junction to ambient thermal resistance ( ja ) 33 c/w operating temperature range -40 to 85 c junction temperature 125 c storage temperature -55 to 150 c lead temperature (soldering, 10 sec) 300 c
act8332 rev1, 24-may-10 step-down dc/dc converter innovative power tm - 6 - www.active-semi.com copyright ? 2010 active-semi, inc. activepmu tm is a trademark of active-semi. electrical characteristics (reg1) (v vp1 = 3.6v, t a = 25c, unless otherwise specified.) c : v nom1 refers to the nominal output voltage level for v out1 as defined by the ordering information section. parameter test conditions min typ max unit vp1 operating voltage range 3.1 5.5 v vp1 uvlo threshold input vo ltage rising 2.9 3 3.1 v vp1 uvlo hysteresis input voltage falling 90 mv standby supply current 130 200 a shutdown supply current on1 = ga, v vp1 = 4.2v 0.1 1 a adjustable output option regulation voltage 0.625 v output voltage regulation accuracy v nom1 < 1.3v, i out1 = 10ma -2.4% v nom1 c +1.8% v v nom1 1.3v, i out1 = 10ma -1.2% v nom1 +1.8% line regulation v vp1 = max(v nom1 + 1v, 3.2v) to 5.5v 0.15 %/v load regulation i out1 = 10ma to 350ma 0.0017 %/ma current limit 0.45 0.6 a oscillator frequency v out1 20% of v nom1 1.35 1.6 1.85 mhz v out1 = 0v 530 khz on1 logic high input voltage v inl = 3.1v to 5.5v, v vp1 = 3.1v to 5.5v, t a = -40c to 85c 1.4 v on1 logic low input voltage v inl = 3.1v to 5.5v, v vp1 = 3.1v to 5.5v, t a = -40c to 85c 0.4 v pmos on-resistance i sw1 = -100ma 0.52 0.88 ? nmos on-resistance i sw1 = 100ma 0.27 0.46 ? sw1 leakage current v vp1 = 5.5v, v sw1 = 5.5v or 0v 1 a power good threshold 94 %v nom1 minimum on-time 70 ns thermal shutdown temperature temperature rising 160 c thermal shutdown hysteresis temperature falling 20 c
act8332 rev1, 24-may-10 step-down dc/dc converter innovative power tm - 7 - www.active-semi.com copyright ? 2010 active-semi, inc. activepmu tm is a trademark of active-semi. typical performanc e characteristics (act8332ndaqb, v vp1 = 3.6v, l = 3.3h, c vp1 = 2.2 f, c out1 = 10 f, t a = 25c, unless otherwise specified.) reg1 efficiency vs. load current efficiency (%) 100 0.1 1000 output current (ma) act8332-001 90 80 70 60 1 10 100 reg1 transient peak inductor current peak inductor current (ma) 650 vp1 voltage (v) 5.5 act8332-002 3.5 4.0 4.5 5.0 630 610 590 570 3.0 550 v out1 = 1.8v 3.6v 4.2v 3.2v reg1 mosfet resistance r dson (m ? ) vp1 voltage (v) 600 0 act8332-003 5.5 5.0 4.5 4.0 3.5 3.0 2.5 500 400 300 200 100 reg1 load regulation load regulation error (%) 0.2 0 400 output current (ma) act8332-004 50 100 150 200 250 300 350 0.0 -0.2 -0.4 -0.6 -0.8 out1 regulation voltage out1 voltage (v) 1.812 1.788 temperature (c) act8332-005 -20 -40 0 20 40 60 1.808 1.804 1.800 1.796 1.792 i out1 = 35ma 85 pmos nmos 3.6v 4.2v -1.0 50
act8332 rev1, 24-may-10 step-down dc/dc converter innovative power tm - 8 - www.active-semi.com copyright ? 2010 active-semi, inc. activepmu tm is a trademark of active-semi. functional description general description reg1 is a fixed-frequency, current-mode, synchro- nous pwm step-down converters that achieves a peak efficiency of up to 97%. reg1 is capable of supplying up to 350ma of output current and oper- ates with a fixed frequency of 1.6mhz, minimizing noise in sensitive applicat ions and allowing the use of small external components. reg1 is available with a variety of standard and custom output volt- ages, as well as an adjustable output voltage option. 100% duty cycle operation reg1 is capable of operating at up to 100% duty cycle. during 100% duty-cycle operation, the high-side power mosfet is held on continuously, providing a direct connection from the input to the output (through the inducto r), ensuring the lowest possible dropout voltage in battery-powered appli- cations. synchronous rectification reg1 features an integr ated n-channel synchro- nous rectifier, which maximizes efficiency and mini- mizes the total solution size and cost by eliminating the need for an external rectifier. enabling and disabling reg1 reg1 is enabled or disabled using on1. drive on1 to a logic-high to enable reg1. drive on1 to a logic-low to disable reg1, reducing supply current to less than 1a soft-start reg1 includes internal soft-start circuitry, and en- abled its output voltage tracks an internal 80s soft- start ramp so that it powers up in a monotonic man- ner that is independent of loading. compensation reg1 utilizes current-mo de control and a proprie- tary internal compensation scheme to simultane- ously simplify external component selection and optimize transient performance over its full operat- ing range. no compensation design is required, simply follow a few simple guidelines described be- low when choosing external components. input capacitor selection the input capacitor reduces peak currents and noise induced upon the voltage source. a 2.2f ceramic input capacitor is recommended for most applications. output capacitor selection for most applications, a 10f ceramic output ca- pacitor is recommended. although reg1 was de- signed to take advantage of the benefits of ceramic capacitors, namely small size and very-low esr, low-esr tantalum capacito rs can provide accept- able results as well. inductor selection reg1 utilizes current-mo de control and a proprie- tary internal compensation scheme to simultane- ously simplify external component selection and optimize transient performance over its full operat- ing range. reg1 was optimized for operation with a 3.3h inductor, although i nductors in the 2.2h to 4.7h range can be used. choose an inductor with a low dc-resistance, and avoid inductor saturation by choosing inductors wi th dc ratings that exceed the maximum output current of the application by at least 30%. thermal shutdown the act8332 integrates thermal shutdown protec- tion circuitry to prevent damage resulting from ex- cessive thermal stress, as may be encountered un- der fault conditions. this ci rcuitry disables all regu- lators if the act8332 die temperature exceeds 160c, and prevents the r egulators from being en- abled until the ic temperature drops by 20c (typ). output voltage programming figure 4 shows the feedback network necessary to set the output voltage when using the adjustable output voltage option. select components as fol- lows: set r fb2 = 51k ? , then calculate r fb1 using the following equation: where v fb1 is 0.625v ? ? ? ? ? ? ? ? ? = 1 v v r r 1 fb 1 out 2 fb 1 fb (1)
act8332 rev1, 24-may-10 step-down dc/dc converter innovative power tm - 9 - www.active-semi.com copyright ? 2010 active-semi, inc. activepmu tm is a trademark of active-semi. figure 4: output voltage programming finally choose c ff using the following equation: where r fb1 = 47k ? , use 47pf. pcb layout considerations high switching frequencies and large peak currents make pc board layout an important part of step- down dc/dc converter design. a good design mini- mizes excessive emi on the feedback paths and volt- age gradients in the ground plane, both of which can result in instability or regulation errors. step-down dc/dcs exhibit discontinuous input current, so the input capacitors should be placed as close as possi- ble to the ic, and avoiding the use of vias if possible. the inductor, input filter c apacitor, and output filter capacitor should be connected as close together as possible, with short, direct, and wide traces. the ground nodes for each regulator's power loops should be connected at a single point in a star- ground configuration, and this point should be con- nected to the backside ground plane with multiple vias. for fixed output voltage options, connect the output node directly to the fb1 pin. for adjustable output voltage options, connect the feedback resis- tors and feed-forward capacitor to the fb1 pin through the shortest possible route. in both cases, the feedback path should be routed to maintain suffi- cient distance from switching nodes to prevent noise injection. finally, the exposed pad should be directly connected to the backside ground plane using multi- ple vias to achieve low electrical and thermal resis- tance. (2) 1 fb 6 ff r 10 2 . 2 c ? =
act8332 rev1, 24-may-10 low-dropout line ar regulators innovative power tm - 10 - www.active-semi.com copyright ? 2010 active-semi, inc. activepmu tm is a trademark of active-semi. electrical characteristics (reg2, reg3) (v inl = 3.6v, c out = 1f, t a = 25c, unless otherwise specified.) parameter test conditions min typ max unit inl operating voltage range 3.1 5.5 v inl uvlo threshold v inl input rising 2.9 3 3.1 v uvlo hysteresis v inl input falling 0.1 v output voltage accuracy t a = 25c -1.2 v nom 1 +2 % t a = -40c to 85c -2.5 v nom +3 line regulation error v inl = max(v out + 0.5v, 3.6v) to 5.5v 0 mv load regulation error i out = 1ma to 360ma -0.004 %/ma power supply rejection ratio f = 1khz, i out = 360ma, c out = 1f 70 db f = 10khz, i out = 360ma, c out = 1f 60 reg2 or reg3 enabled 85 a reg2 and reg3 enabled 125 reg2 and reg3 disabled 1.5 on1, on3 logic high input voltage v inl = 3.1v to 5.5v, t a = -40c to 85c 1.4 v on1, on3 logic low input voltage v inl = 3.1v to 5.5v, t a = -40c to 85c 0.4 v dropout voltage 2 i out = 160ma, v out > 3.1v 100 200 mv output current 360 ma current limit e v out = 95% of regulation voltage 400 ma internal soft-start 100 s power good flag high threshold v out , hysteresis = -4% 89 % output noise c out = 10f, f = 10hz to 100khz 40 v rms stable c out range 1 20 f discharge resistor in shutdown ldo disabled 1000 ? thermal shutdown temperature temperature rising 160 c thermal shutdown hysteresis temperature falling 20 c supply current c : v nom refers to the nominal output voltage level for v out2 or v out3 as defined by the ordering information section. d : dropout voltage is defined as the differential voltage between input and output when the output voltage drops 100mv below the regulation voltage at 1v differential voltage. e : ldo current limit is defined as the output current at which t he output voltage drops to 95% of the respective regulation volt age. un- der heavy overload conditions the output current limit folds back by 30% (typ)
act8332 rev1, 24-may-10 low-dropout line ar regulators innovative power tm - 11 - www.active-semi.com copyright ? 2010 active-semi, inc. activepmu tm is a trademark of active-semi. typical performanc e characteristics (act8332ndaqb, v inl = 5v, t a = 25c, unless otherwise specified.) load regulation output voltage (%) load current (ma) 0.5 -0.5 act8332-006 0 0.4 0.3 0.2 0.1 0.0 -0.1 -0.2 -0.3 -0.4 dropout voltage (mv) output current (ma) dropout voltage vs. output current act8332-007 200 50 0 150 100 200 output voltage deviation (%) temperature (c) -40 85 act8332-008 -15 10 35 60 ldo output voltage noise ch1 act8332-009 ch1: v outx , 200v/div (ac coupled) time: 200ms/div act8332-010 region of stable c out esr vs. output current 25 50 75 100 125 150 200 225 250 175 225 150 125 100 75 50 25 0 250 -0.5 0.4 0.3 0.2 0.1 0.0 -0.1 -0.2 -0.3 -0.4 i load = 0ma 1 0.1 0.01 0 50 100 150 200 250 esr ( ? ) 300 360 300 360 300 360 output current (ma) stable esr reg2, reg3 175 output voltage deviation vs. temperature 0.5 3.1v 3.3v 3.6v
act8332 rev1, 24-may-10 low-dropout line ar regulators innovative power tm - 12 - www.active-semi.com copyright ? 2010 active-semi, inc. activepmu tm is a trademark of active-semi. functional description general description reg2 and reg3 are low-noise, low-dropout linear regulators (ldos) that ar e optimized for low-noise and high-psrr operation, achieving more than 60db psrr at frequencies up to 10khz. output current capability reg2 and reg3 each supply 360ma of load cur- rent. excellent performance is achieved over each regulator's entire load current ranges. output current limit in order to ensure safe operation under over-load conditions, each ldo features current-limit circuitry with current fold-back. the current-limit circuitry limits the current that can be drawn from the output, providing protection in over-load conditions. for additional protection under extreme over current conditions, current-fold-back protection reduces the current-limit by approximately 30% under extreme overload conditions. enabling and disabling the ldos reg2 and reg3 is enabled or disabled using on1 and on3. drive on1 and on3 to a logic-high to enable reg2 and reg3. drive on1 and on3 to a logic-low to disable reg2 and reg3, reducing supply current to less than 1a. output capacitor selection reg2 and reg3 each require only a small ceramic capacitor for stability. for best performance, each output capacitor should be connected directly be- tween the out2 and out3 and g pins as possible, with a short and direct connection. to ensure best performance for the device, the output capacitor should have a minimum capacitance of 1f, and esr value between 10m ? and 200m ? . high quality ceramic capacitors such as x7r and x5r dielectric types are strongly recommended. pcb layout considerations the act8332?s ldos provide good dc, ac, and noise performance over a wide range of operating conditions, and are relatively insensitive to layout considerations. when designing a pcb, however, careful layout is necessary to prevent other circuitry from degrading ldo performance. a good design places input and output capacitors as close to the ldo inputs and output as possible, and utilizes a star-ground configuration for all regu- lators to prevent noise-coupling through ground. output traces should be routed to avoid close prox- imity to noisy nodes, particularly the sw nodes of the dc/dcs.
act8332 rev1, 24-may-10 package information innovative power tm - 13 - www.active-semi.com copyright ? 2010 active-semi, inc. activepmu tm is a trademark of active-semi. package outline tdfn33-10 package outline and dimensions symbol dimension in millimeters dimension in inches min max min max a 0.700 0.800 0.028 0.031 a1 0.000 0.050 0.0000 0.002 a3 0.153 0.006 d 2.900 3.100 0.114 0.122 e 2.900 0.114 d2 2.350 0.093 e2 0.065 b 0.200 0.320 0.008 0.012 e 0.500 typ 0.020 typ l 0.300 0.500 0.012 0.020 1.650 3.100 0.122 0.253 0.010 2.450 1.750 0.069 0.096 d e a3 a a1 d2 e2 e b l active-semi, inc. reserves the right to modify the circuitry or specifications without notice. user s should evaluate each product to make sure that it is suitable for their applicat ions. active-semi products are not intended or authorized for use as critical components in life-support dev ices or systems. active-semi, inc. does not assume any liability arising out of the use of any product or circuit described in this datasheet, nor does it convey any patent license. active-semi and its logo are trademarks of active-semi, inc. for more information on this and other products, contact sales@active-semi.com or visit http://www.active-semi.com . ? is a registered trademark of active-semi.


▲Up To Search▲   

 
Price & Availability of ACT8332NDAQB-T

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X