View X24CO4PC7187_2031342.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

serial e 2 prom 4k 512 x 8 bit x24c04 xicor, 1995, 1996 patents pending 6551-2.5 2/24/99 t1/c10/d0 ns 1 characteristics subject to change without notice x24c04 start stop logic control logic slave address register +comparator h.v. generation timing & control word address counter xdec ydec dout a ck e 2 prom 128 x 128 data register start cycle (8) v cc r/w pin (4) v ss (5) sd a (6) scl (3) a 2 (2) a 1 (1) a 0 d out load inc ck 8 functional diagram features 1.8v to 3.6v, 2.7v to 5.5v power supply versions low power cmos ?ctive read current less than 1 ma ?ctive write current less than 1.5 ma ?tandby current less than 1 ? internally organized 512 x 8 2 wire serial interface ?idirectional data transfer protocol ?chmitt trigger input noise suppression 400khz across vcc range sixteen byte page write mode ?inimizes total write time per byte self timed write cycle ?ypical write cycle time of 5 ms high reliability ?ndurance: 100,000 cycles ?ata retention: 100 years 8 pin mini-dip, 8 pin soic, 8 pin msop and 8 pin tssop description the x24c04 is a cmos 4096 bit serial e2prom, internally organized 512 x 8. the x24c04 features a serial interface and software protocol allowing opera- tion on a simple two wire bus. the x24c04 is fabricated with xicors advanced cmos textured poly floating gate technology. the x24c04 utilizes xicors proprietary directwrite cell providing a minimum endurance of 100,000 cycles and a minimum data retention of 100 years. (7) test
x24c04 2 v cc wp scl sda a 0 v ss 1 2 3 4 8 7 6 5 x24c04 pin descriptions serial clock (scl) the scl input is used to clock all data into and out of the device. serial data (sda) sda is a bidirectional pin used to transfer data into and out of the device. it is an open drain output and may be wire-ored with any number of open drain or open collector outputs. an open drain output requires the use of a pull-up resistor. for selecting typical values, refer to the pull- up resistor selection graph at the end of this data sheet. address (a 0 , a 1 , a 2 ) a0 is a no connect. the address inputs (a 1 , a 2 ) are used to set the appropriate bits of the seven bit slave address. these inputs can be used static or actively driven. if used statically they must be tied to vss or vcc as appropriate. if driven they must be driven to vss or to vcc. write protect (wp) the write protect pin provides hardware write protection. when held low hardware write protection is disabled; when connected to vcc, the write protection feature is enabled and the whole array is write-proptected. pin names symbol description a 0 ? 2 address inputs sda serial data scl serial clock wp write protect vss ground vcc supply voltage pin configuration a 1 a 2 scl sda v ss wp a 1 1 2 3 4 8 7 6 5 x25138 v cc a 0 a 2 dip/soic/msop 8-lead tssop
x24c04 3 device operation the x24c04 supports a bidirectional bus oriented protocol. the protocol de?es any device that sends data onto the bus as a transmitter, and the receiving device as the receiver. the device controlling the transfer is a master and the device being controlled is the slave. the master will always initiate data trans- fers, and provide the clock for both transmit and receive operations. therefore, the x24c04 will be considered a slave in all applications. clock and data conventions data states on the sda line can change only during scl low. sda state changes during scl high are reserved for indicating start and stop conditions. refer to figures 1 and 2. start condition all commands are preceded by the start condition, which is a high to low transition of sda when scl is high. the x24c04 continuously monitors the sda and scl lines for the start condition and will not respond to any command until this condition has been met. scl sda data stable data change scl sda start bit stop bit figure 1. data validity figure 2. definition of start and stop
x24c04 4 stop condition all communications must be terminated by a stop condition, which is a low to high transition of sda when scl is high. the stop condition is also used by the x24c04 to place the device in the standby power mode after a read sequence. a stop condition can only be issued after the transmitting device has released the bus. acknowledge acknowledge is a software convention used to indicate successful data transfer. the transmitting device, either master or slave, will release the bus after trans- mitting eight bits. during the ninth clock cycle the receiver will pull the sda line low to acknowledge that it received the eight bits of data. refer to figure 3. the x24c04 will respond with an acknowledge after recognition of a start condition and its slave address. if both the device and a write operation have been selected, the x24c04 will respond with an acknowledge after the receipt of each subsequent eight bit word. in the read mode the x24c04 will transmit eight bits of data, release the sda line and monitor the line for an acknowledge. if an acknowledge is detected and no stop condition is generated by the master, the x24c04 will continue to transmit data. if an acknowledge is not detected, the x24c04 will terminate further data trans- missions. the master must then issue a stop condition to return the x24c04 to the standby power mode and place the device into a known state. scl from master data output from transmitter 1 89 data output from receiver start acknowledge figure 3. acknowledge response from receiver
x24c04 5 device addressing following a start condition the master must output the address of the slave it is accessing. the most signi? cant four bits of the slave are the device type identi?r (see figure 4). for the x24c04 this is ?ed as 1010[b]. figure 4. acknowledge response from receiver the last bit of the slave address de?es the operation to be performed. when set to one a read operation is selected, when set to zero a write operation is selected. following the start condition, the x24c04 monitors the sda bus comparing the slave address being trans- mitted with its slave address (device type and state of a 1 and a 2 inputs). upon a correct compare the x24c04 outputs an acknowledge on the sda line. depending on the state of the r/w bit, the x24c04 will execute a read or write operation. write operations byte write for a write operation, the x24c04 requires a second address ?ld. this address ?ld is the word address, comprised of eight bits, providing access to any one of the 512 words of memory. upon receipt of the word address the x24c04 responds with an acknowledge, and awaits the next eight bits of data, again responding with an acknowledge. the master then terminates the transfer by generating a stop condition, at which time the x24c04 begins the internal write cycle to the nonvolatile memory. while the internal write cycle is in progress the x24c04 inputs are disabled, and the device will not respond to any requests from the master. refer to figure 5 for the address, acknowledge and data transfer sequence. figure 5. byte write buss activity: sda line s t a r t slave address s t o p a c k a c k a c k word address data sp master buss activity: x24c04 1 a 1 a 0 r/w 010a 2 device type indentifier device address the next two signi?ant bits address a particular device. a system could have up to four x24c04 devices on the bus (see figure 10). the four addresses are de?ed by the state of the a 1 and a 2 inputs. the next bit of the slave address is an extension of the arrays address and is concatenated with the eight bits of address in the word address ?ld, providing direct access to the whole 512 x 8 array. note: this bit is part of word address. not related to device address pin a 0 . higher order word address
x24c04 6 page write the x24c04 is capable of a sixteen byte page write operation. it is initiated in the same manner as the byte write operation, but instead of terminating the write cycle after the ?st data word is transferred, the master can transmit up to ?teen more words. after the receipt of each word, the x24c04 will respond with an acknowledge. after the receipt of each word, the four low order address bits are internally incremented by one. the high order ?e bits of the address remain constant. if the master should transmit more than sixteen words prior to generating the stop condition, the address counter will ?oll over and the previously written data will be overwritten. as with the byte write operation, all inputs are disabled until completion of the internal write cycle. refer to figure 6 for the address, acknowl- edge and data transfer sequence. acknowledge polling the disabling of the inputs can be used to take advan- tage of the typical 5 ms write cycle time. once the stop condition is issued to indicate the end of the hosts write operation the x24c04 initiates the internal write cycle. ack polling can be initiated immediately. this involves issuing the start condition followed by the slave address for a write operation. if the x24c04 is still busy with the write operation no ack will be returned. if the x24c04 has completed the write operation an ack will be returned and the host can then proceed with the next read or write operation. refer to flow 1. read operations read operations are initiated in the same manner as write operations with the exception that the r/w bit of the slave address is set to a one. there are three basic read operations: current address read, random read and sequential read. it should be noted that the ninth clock cycle of the read operation is not a ?on? care. to terminate a read operation, the master must either issue a stop condition during the ninth cycle or hold sda high during the ninth clock cycle and then issue a stop condition. write operation completed enter ack polling issue start issue slave address and r/w = 0 ack returned? issue byte proceed issue stop no yes yes issue stop no next operation a write? address proceed figure 6. page write s t a a r t slave address s t o p a c k a c k a c k a c k c k data n + 1 word address (n) data n s p data n + 15 bus activity: master bus activity: x24c04 sda line flow 1. ack polling sequence
x24c04 7 current address read internally the x24c04 contains an address counter that maintains the address of the last word accessed, incremented by one. therefore, if the last access (either a read or write) was to address n, the next read operation would access data from address n + 1. upon receipt of the slave address with the r/w bit set to one, the x24c04 issues an acknowledge and trans- mits the eight bit word. the read operation is termi- nated by the master; by not responding with an acknowledge and by issuing a stop condition. refer to figure 7 for the sequence of address, acknowledge and data transfer. random read random read operations allow the master to access any memory location in a random manner. prior to issuing the slave address with the r/w bit set to one, the master must ?st perform a ?ummy write opera- tion. the master issues the start condition, and the slave address followed by the word address it is to read. after the word address acknowledge, the master immediately reissues the start condition and the slave address with the r/w bit set to one. this will be followed by an acknowledge from the x24c04 and then by the eight bit word. the read operation is termi- nated by the master; by not responding with an acknowledge and by issuing a stop condition. refer to figure 8 for the address, acknowledge and data transfer sequence. figure 7. current address read figure 8. random read s t a r t slave address s t o p a c k sp bus activity: master bus activity: x24c04 sda line data s t a r t slave address s t o p a c k a c k address n slave address s t a r t data n a c k s p s bus activity: master bus activity: x24c04 sda line word
x24c04 8 sequential read sequential read can be initiated as either a current address read or random access read. the ?st word is transmitted as with the other modes, however, the master now responds with an acknowledge, indicating it requires additional data. the x24c04 continues to output data for each acknowledge received. the read operation is terminated by the master; by not responding with an acknowledge and by issuing a stop condition. the data output is sequential, with the data from address n followed by the data from n + 1. the address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. at the end of the address space (address 511), the counter ?olls over to address 0 and the x24c04 continues to output data for each acknowledge received. refer to figure 9 for the address, acknowledge and data transfer sequence. figure 9. sequential read master transmitter/ receiver slave receiver slave transmitter/ receiver master transmitter master transmitter/ receiver pull-up resistors sda scl v cc s t o p a c k a c k data n+1 data n p data n+x bus activity: master bus activity: x24c04 sda line a c k slave address a c k data n+2 figure 10. typical system configuration
x24c04 9 absolute maximum ratings* temperature under bias .................. ?5? to +135? storage temperature........................ ?5? to +150? voltage on any pin with respect to vss.......................... ?.0v to +7.0v d.c. output current............................................5 ma lead temperature (soldering, 10 seconds) ........................... 300? recommended operating conditions *commet stresses above those listed under ?bsolute maximum ratings may cause permanent damage to the device. this is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this speci?ation is not implied. exposure to absolute maximum rating condi- tions for e xtended periods may affect device reliability. temperature min. max. commercial 0? 70? industrial ?0? +85? military ?5? +125? supply voltage limits x24c04-2.7 2.7v to 5.5v x24c04-1.8 1.8v to 3.6v d.c. operating characteristics (over recommended operating conditions unless otherwise specified) capacitance ta = 25?, f = 1.0mhz, vcc = 5v notes: (1) must perform a stop command prior to measurement. (2) v il min. and v ih max. are for reference only and are not tested. (3) this parameter is periodically sampled and not 100% tested. symbol parameter limits units test conditions min. max. i cc1 vcc supply current (read) 1 ma scl = v cc x 0.1/vd x 0.9 levels @ 100 khz, sda = open, all other inputs = gnd or v cc ?0.3v i cc2 vcc supply current (write) 1.5 i sb 1 (1) vcc standby current 150 ? scl = sda = v cc ?0.3v, all other inputs = gnd or v cc , v cc = 5.5v i sb2 (1) vcc standby current 50 ? scl = sda = v cc ?0.3v, all other inputs = gnd or v cc , v cc = 3v i li input leakage current 10 ? v in = gnd to v cc i lo output leakage current 10 ? v out = gnd to v cc v ll (2) input low voltage ?.0 v cc x 0.3 v v ih (2) input high voltage v cc x 0.7 v cc + 0.5 v v ol output low voltage 0.4 v i ol = 3 ma symbol parameter max. units test conditions ci/o(3) input/output capacitance (sda) 8 pf vi/o = 0v cin(3) input capacitance (a 0 , a 1 , a 2 , scl) 6 pf vin = 0v
x24c04 10 a.c. conditions of test input pulse levels vcc x 0.1 to vcc x 0.9 input rise and fall times 10 ns input and output timing levels vcc x 0.5 a.c. characteristics (over recommended operating conditions unless otherwise specified) read & write cycle limits power-up timing notes: (4) t pur and t puw are the delays required from the time v cc is stable until the speci?d operation can be initiated. these parameters are periodically sampled and not 100% tested. symbol parameter min. max. units f scl scl clock frequency 0 400 khz t i noise suppression time constant at scl, sda inputs 50 ns td scl low to sda data out valid 0.1 0.9 ? t buf time the bus must be free before a new transmission can start 1.2 ? t hd:sta start condition hold time 0.6 ? t low clock low period 1.2 ? t high clock high period 0.6 ? t su:sta start condition setup time (for a repeated start condition) 0.6 ? t hd:dat data in hold time 0 s t su:dat data in setup time 100 ns t r sda and scl rise time 300 ? t f sda and scl fall time 300 ns t su:sto stop condition setup time 0.6 ? t dh data out hold time 50 300 ns symbol parameter max. units t pur (4) power-up to read operation 1 ms t puw (4) power-up to write operation 5 ms equivalent a.c. load circuit 5.0v 1533 w 100pf output
x24c04 11 symbol table waveform inputs outputs must be steady will be steady may change from low to high will change from low to high may change from high to low will change from high to low don? care: changes allowed changing: state not known n/a center line is high impedance bus timing write cycle timing scl sda 8th bit word n ack t wr stop condition start condition x24c04 address notes: (5) typical values are for t a = 25 c and nominal supply voltage (5v). (6) t wr is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. it is the maximum time the device requires to automatically complete the internal write operation. guidelines for calculating typical values of bus pull-up resistors 120 100 80 40 60 20 20 40 60 80 100 120 0 0 resistance (k w ) bus capacitance (pf) min. resistance max. resistance r max = c bus t r r min = i ol min v cc max =1.8k w write cycle limits symbol parameter min. typ.(5) max. units t wr (6) write cycle time 5 10 ms the write cycle time is the time from a valid stop condition of a write sequence to the end of the internal erase/ program cycle. during the write cycle, the x24c04 bus interface circuits are disabled, sda is allowed to remain high, and the device does not respond to its slave address. t su:sta t hd:sta t hd:dat t su:dat t low t su:sto t r t buf scl sda in sda out t dh t aa t f t high
x24c04 12 packaging information note: 1. all dimensions in inches (in parentheses in millimeters) 0.020 (0.51) 0.016 (0.41) 0.150 (3.81) 0.125 (3.18) 0.110 (2.79) 0.090 (2.29) 0.430 (10.92) 0.360 (9.14) 0.300 (7.62) ref. pin 1 index 0.145 (3.68) 0.128 (3.25) 0.025 (0.64) 0.015 (0.38) pin 1 seating plane 0.065 (1.65) 0.045 (1.14) 0.260 (6.60) 0.240 (6.10) 0.060 (1.52) 0.020 (0.51) typ . 0.010 (0.25) 0 15 8-lead plastic dual in-line package type p half shoulder width on all end pins optional 0.015 (0.38) max. 0.325 (8.25) 0.300 (7.62)
x24c04 13 packaging information 0.150 (3.80) 0.158 (4.00) 0.228 (5.80) 0.244 (6.20) 0.014 (0.35) 0.019 (0.49) pin 1 pin 1 index 0.010 (0.25) 0.020 (0.50) 0.050 (1.27) 0.188 (4.78) 0.197 (5.00) 0.004 (0.19) 0.010 (0.25) 0.053 (1.35) 0.069 (1.75) (4x) 7 0.016 (0.410) 0.037 (0.937) 0.0075 (0.19) 0.010 (0.25) 0 ?8 x 45 8-lead plastic small outline gull wing package type s note: all dimensions in inches (in p arentheses in millimeters) 0.250" 0.050" typical 0.050" typical 0.030" typical 8 places footprint
x24c04 14 packaging information 0.118 0.002 (3.00 0.05) 0.040 0.002 (1.02 0.05) 0.150 (3.81) ref. 0.193 (4.90) ref. 0.030 (0.76) 0.036 (0.91) 0.032 (0.81) 0.007 (0.18) 0.005 (0.13) 0.008 (0.20) 0.004 (0.10) 0.0216 (0.55) 7 typ r 0.014 (0.36) 0.118 0.002 (3.00 0.05) 0.012 + 0.006 / -0.002 (0.30 + 0.15 / -0.05) 0.0256 (0.65) typ 8-lead miniature small outline gull wing package type m note: 1. all dimensions in inches and (millimeters)
x24c04 15 note:all dimensions in inches (in p arentheses in millimeters) 8-lead plastic, tssop, package type v see detail a .031 (.80) .041 (1.05) .169 (4.3) .177 (4.5) .252 (6.4) bsc .025 (.65) bsc .114 (2.9) .122 (3.1) .002 (.05) .006 (.15) .047 (1.20) .0075 (.19) .0118 (.30) 0 e 8 .010 (.25) .019 (.50) .029 (.75) gage plane seating plane detail a (20x) packaging information
x24c04 16 x24c04 ordering information device x24c04 x x -x temperature range blank = commercial = 0 c to +70 c i = industrial = ?0 c to +85 c m = military = ?5 c to +125 c package s8 = 8-lead soic aaa = 1.8 to 3.6v, 0 to +70? 8-lead msop limited warranty devices sold by xicor, inc. are covered by the warranty and patent indemni?ation provisions appearing in its terms of sale onl y. xicor, inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. xicor, inc. makes no warranty of merchantability or ?ness for any purpose. xicor, inc. reserves the right to discontinue production and change speci?ations and prices at any time and without notice. xicor, inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a xicor, inc. product. no o ther circuits, patents, licenses are implied. u.s. patents xicor products are covered by one or more of the following u.s. patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829, 482; 4,874, 967; 4,883, 976. foreign patents and additional patents pending. life related policy in situations where semiconductor component failure may endanger life, system designers using this product should design the sy stem with appropriate error detection and correction, redundancy and back-up features to prevent such an occurence. xicor's products are not authorized for use in critical components in life support devices or systems. 1. life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) su pport or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling , can be reasonably expected to result in a signi?ant injury to the user. 2. a critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. v = 8-lead tssop v cc range 2.7 = 2.7v to 5.5v 1.8 = 1.8v to 3.6v m = 8-lead msop p = 8-lead pdip eyww xxx aac = 1.8 to 3.6v, -40 to +85? aao = 2.7 to 5.5v, 0 to +70? aap = 2.7 to 5.5v, -40 to +85? ag = 1.8 to 3.6v, 0 to +70? 8-lead tsop eyww 2404xx ah = 1.8 to 3.6v, -40 to +85? f = 2.7 to 5.5v, 0 to +70? g = 2.7 to 5.5v, -40 to +85? ag = 1.8 to 3.6v, 0 to +70? 8-lead soic/pdip ah = 1.8 to 3.6v, -40 to +85? f = 2.7 to 5.5v, 0 to +70? g = 2.7 to 5.5v, -40 to +85? xx blank = 8-lead soic p = 8-lead pdip part mark convention

▲Up To Search▲

Price & Availability of X24CO4PC7187

	To Download X24CO4PC7187 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .