View UR6HCPS2_1945437.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ps2adapt tm UR6HCPS2-sp40 converts ps/2 data to serial or spi ps2adapt is a trademark of semtech corporation. all other trademarks belong to their respective companies. copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 1 hid & system management products, protocol interpreter family description features 1 9 16 8 25 32 24 17 UR6HCPS2-sp40-fg lqfp conf0 _cts/_atn _pwr_off sdata sclk txd rxd e3data oscin _oscout vss led3 led2 led1 led0 res0 conf2 asi/_spi_sel x_pwr vref _reset vss2 vdd _rts/_ss e0clk e0data e1clk e1data e2clk e2data e3clk conf1 ? typically consumes less than 1 a interfaces the host system via either an asynchronous serial interface or the serial peripheral interface (spi) jumper selectable interface and baud rate offers four ps/2 ports for the hot- plug connection of external keyboards or mice including mousewheel, 5-button mice and absolute mode touch screens easy to use, one way communication protocol operating voltage between 3 and 5 volts custom versions available in small or large quantities tiny 7x7 mm package to accommodate slim designs h/pcs web phones pdas system legacy support the ps2adapt tm UR6HCPS2-sp40 is an extremely low-power protocol interpreter that can link an at / ps/2-compatible human input device (hid), such as a keyboard, mouse, bar-code reader, etc. to any host system equipped with either an asynchronous serial interface or the serial peripheral interface (spi). the ic was designed specifically for risc-based portable devices that are limited to asynchronous and spi interfaces. the ps2adapt tm allows designers to easily connect ps/2 devices to their system. the ps2adapt tm emulates all the functions of the 8042 keyboard controller which typically resides on the at / ps/2 motherboard. the extremely low-power ps2adapt tm will power down even between key presses and bewteen mouse reports. typical power consumption is only 1 a operating between 3-5 volts. the extremely low-power boasts 4 external ps/2 ports that support the hot-plug connection of an external ps/2 keyboard or mouse, including mousewheel, 5-button mice and touch screens in absolute mode. each of four external ps/2 ports also support more than 140 key scan codes including international language keys, internet keys, and power keys. the ps2adapt tm also offers 4 reserved pins for led functions. applications pin assignments
functional diagram ordering code copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 2 package options 32-pin plastic lqfp other materials ps2adapt tm evaluation kit pitch in mm?s 0.8 mm part number evk6-ps2-sp40-100 ta = -40c to +85c UR6HCPS2-sp40-fg power management unit dual mode serial communications port external ps/2 port 3 external ps/2 port 2 external ps/2 port 1 sclk rxd txd ss/rts atn/cts pwr_off e2clk e2data e3clk e3data e1clk e1data external ps/2 port 0 hid manager sdata asi/_spi_sel e0clk e0data
pin definitions pin numbers mnemonic lqfp type name and function power supply vdd 8 pwr positive supply voltage: +3v-+5v vref 5 ai positive analog ref voltage vss 11 pwr ground: analog signal vss2 7 pwr ground: negative supply voltage _reset 6 i hardware reset pin: at low level, this pin holds the ps2adapt tm in a reset state. oscillator pins oscin 9 i oscillator input: connect ceramic resonator with built-in load capacitors or cmos clock from external oscillator 4 mhz operating frequency _oscout 10 o oscillator output: connect ceramic resonator with built-in load capacitors or keep open if external oscillator is used ps/2 ports e0clk 18 i/nd ps/2 clock: for external device 0 e0data 19 i/nd ps/2 data: for external device 0 e1clk 20 i/nd ps/2 clock: for external device 1 e1data 21 i/nd ps/2 data: for external device 1 e2clk 22 i/nd ps/2 clock: for external device 2 e2data 23 i/nd ps/2 data: for external device 2 e3clk 24 i/nd ps/2 clock: for external device 3 e3data 25 i/nd ps/2 data: for external device 3 system status monitoring _pwr_off 30 iint power off signal: capable of interrupt on both positive and negative edges x_pwr 4 ai external ps/2 device power detector communication interface _ss/_rts 17 i_int ready_to_send: active low signal. input low level indicates that the host system is ready to send data from ps2adapt tm . _atn/_cts 31 o attention (spi mode) or clear_to_send (asynchronous serial mode ): active low signal output. low level indicates that the ps2adapt tm has data to send to the host system. txd 27 o transmit data (asynchronous serial mode): idle = "high" = 1 rxd 26 i receive data (asynchronous serial mode): reserved for future use sdata 29 master-in-slave-out (spi mode): keep open for asynchronous mode or tie to ground sclk 28 i serial clock (spi mode) : in spi mode, use the following clock sequence:idle-high/ negative-edge (shift data) \ positive-edge (latch data), idle-high. keep open or tie to ground for asynchronous mode. functional description copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 3 the ps2adapt tm consists functionally of three major sections. these are the dual mode serial communications interface, the power management unit, and the hid manager. all sections communicate with each other and operate concurrently. hid manager operations below 5 v the ps2adapt tm human input device (hid) manager is responsible for the configuration and handling of hid devices that are attached to the controller through the four external ps/2 ports. the hid manager has the following responsibilities: 1. initialize ps/2 keyboards and mice 2. mix the information from external ps/2 devices 3. formatting and relaying reports of the hid devices to the host. the standard ps/2 devices are specified for supply voltage of 5v. operations of the ps2adapt tm at a lower voltage (3v) are only possible if the hid devices connected to all external ps/2 ports are capable of 3v operations.
pin definitions, (con ? t) copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 4 pin numbers mnemonic lqfp type name and function configuration pins conf0 32 i configuration pin 0; see note 2 conf1 1 i configuration pin 1; see note 2 conf2 2 i configuration pin 2; see note 2 asi/_spi_sel 3 i spi/serial selector pin. high:serial; reserved for led0 12 i/o reserved led driver / gpio led1 13 i/o reserved led driver / gpio led2 14 i/o reserved led driver / gpio led3 15 i/o reserved led driver / gpio res0 16 i/o reserved gpio note 1: an underscore in front of the pin mnemonic denotes an active low signal. note 2: when asynchronous serial mode is selected, asi/_spi_sel pin is high and pins conf2:conf1:conf0 select the following baud rates: 111: 19200 bps; 110: 9600 bps; 101: 1200 bps; 100: 600 bps; 011: 300 bps 010: 31250 bps; 001: 62500 bps. when spi mode is selected, asi/_spi_sel pin is low. if conf0 is high, the transfer sequence is msb to lsb, otherwise, lsb to msb. note 3: for asi/_spi_sel pin use the following setting: 1: asynchronous serial mode; 0: serial peripheral interface (spi) mode note 4: in asynchronous mode, sdata and sclk are driven to low after reset. in spi mode, txd, rxd, conf1 and conf2 are driven to low after reset. in both asynchronous and spi mode, led0, led1, led2, led3 and res0 are configured as inputs with pull-up resistors. pin types legend: ai=analog input; i=input; o=output; i/o=input or output; i/nd=input or output with n-channel open drain driver;
copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 5 communications interface for the UR6HCPS2-sp40 the ps2adapt tm offers two modes of serial communications: synchronous peripheral interface (spi) mode and asynchronous serial mode. the ps2adapt tm determines the mode of communication with the host during power-up by reading the value of the asi/_spi_sel pin. if the pin is tied high, asynchronous mode is enabled. if it is low, the spi interface is enabled. the ps2adapt tm implements the spi mode by single direction communication that supports bit rates up to 250 kb/s. several hosts and companion chips implement the spi protocol in order to communicate with a wide range of peripherals such as eeproms, a/d converters, mcus and other system components. the ps2adapt tm deploys the _atn as an additional hand-shake signal in order to support low power operation of the bus. the ps2adapt tm implements asynchronous mode at fixed preselected baud rates: 300bps, 600bps, 1200bps, 9600bps, 19200bps, 31250bps and 62500bps, depending on the configuration pins ? state on power up. in asynchronous mode, the ps2adapt tm deploys the _rts & _cts as additional hand-shake signals in order to support low power operation of the bus. the diagrams below illustrate the spi and asynchronous communications interfaces, respectively. spi communications interface host (master) mosi miso sclk ps2adapt (slave) slave 2 tm _ss1 _atn _ss2 sdata asynchronous communications interface host UR6HCPS2-sp40 _cts _cts _rts _rts rxd rxd txd txd
copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 6 reports overview the ps2adapt tm reports three types of packet formats for relative mouse, absolute mouse and keyboard report respectively. each mouse packet contains 4 bytes; each keyboard packet contains 2 bytes. the 7th bit of each byte is used for synchronization. the 7th bit for the first byte is 1 and for the other bytes is 0. keyboard data report each 8-bit key number (k0-k7) is an identification of a keyboard key, which is defined in the semtech key table (see page 7). ps/2 mouse data report there are two different kinds of mouse data packages for the external ps/2 devices. one is absolute mode that is for touchscreens and the other is relative mode for standard ps/2 devices, including mousewheel. the resolution for the absolute mouse is 10 bits (1000 points) in each direction (x and y). the relative mouse data format accommodates data from 5-button and mousewheel devices. keyboard packet format bit number byte # 76543210 1 1 1 not caps num scroll 1:make k7 kbd assigned lock lock lock /0:break 1:on 1:on 1:on /0:off /0:off /0:off 2 0 k6k5k4k3k2k1k0 absolute mode ps/2 mouse package format bit number byte # 76543210 1 10000000 mouse absolute 1 penup 1 penup 1 penup 1 penup 1 penup 2 0 y9y8y7x* x9x8x7 3 0 x6x5x4x3x2x1x0 4 0 y6y5y4y3y2y1y0 note 4: the bits that are marked with x* are reserved for future use. now the value given is zero. relative mode ps/2 mouse package format bit number byte # 76543210 1 1 0 1 ysign xsign m r l mouse relative 2 0 x6x5x4x3x2x1x0 3 0 y6y5y4y3y2y1y0 4 0 x* b5b4z3z2z1z0 note 5: the bits that are marked with x* are reserved for future use. now the value given is zero.
copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 7 ps/2 scan code sets according to the key number key name key ps/2 set ps/2 set ps/2 set ps/2 set number 1 make 1 break 2 make 2 break no event 0 none none none none overrun error 1 ff none 0 none post fail 2 fc none fc none errorundefined 3 unassigned unassigned unassigned unassigned a a 4 1e 9e 1c f0 1c b b 5 30 b0 32 f0 32 c c 6 2e ae 21 f0 21 d d 7 20 a0 23 f0 23 e e 8 12 92 24 f0 24 f f 9 21 a1 2b f0 2b g g1022a234f0 34 h h1123a333f0 33 i i 12179743f0 43 j j 13 24 a4 3b f0 3b k k 14 25 a5 42 f0 42 l l 15 26 a6 4b f0 4b m m 16 32 b2 3a f0 3a n n1731b131f0 31 o o18189844f0 44 p p1919994df0 4d q q20109015f0 15 r r2113932df0 2d s s221f9f1bf0 1b t t2314942cf0 2c u u2416963cf0 3c v v 25 2f af 2a f0 2a w w2611911df0 1d x x 27 2d ad 22 f0 22 y y28159535f0 35 z z 29 2c ac 1a f0 1a 1 ! 30 2 82 16 f0 16 2 @ 31 3 83 1e f0 1e 3 # 32 4 84 26 f0 26 4 $ 33 5 85 25 f0 25 5% 34 6 86 2e f0 2e 6 ^ 35 7 87 36 f0 36 7 & 36 8 88 3d f0 3d 8 * 37 9 89 3e f0 3e 9 ( 38 0a 8a 46 f0 46 0 ) 39 0b 8b 45 f0 45 return 40 1c 9c 5a f0 5a escape 41 1 81 76 f0 76 backspace 42 0e 8e 66 f0 66 tab430f8f0df0 0d space 44 39 b9 29 f0 29 -_ 45 0c 8c 4e f0 4e = + 46 0d 8d 55 f0 55 [ { 47 1a 9a 54 f0 54 ] } 48 1b 9b 5b f0 5b \ | 49 2b ab 5d f0 5d europe 1 (note 2) 50 2b ab 5d f0 5d ; : 51 27 a7 4c f0 4c ? ? 52 28 a8 52 f0 52 ` ~ 53 29 a9 0e f0 0e
copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 8 ps/2 scan code sets according to the key number key name usar key ps/2 set ps/2 set ps/2 set ps/2 set number 1 make 1 break 2 make 2 break , <5433b341f0 41 . >5534b449f0 49 / ? 56 35 b5 4a f0 4a caps lock 57 3a ba 58 f0 58 f1 58 3b bb 5 f0 05 f2 59 3c bc 6 f0 06 f3 60 3d bd 4 f0 04 f4 61 3e be 0c f0 0c f5 62 3f bf 3 f0 03 f6 63 40 c0 0b f0 0b f7 64 41 c1 83 f0 83 f8 65 42 c2 0a f0 0a f9 66 43 c3 1 f0 01 f10 67 44 c4 9 f0 09 f11 68 57 d7 78 f0 78 f12 69 58 d8 7 f0 07 print screen(note 1)70 e0 37 e0 b7 e0 7c e0 f0 7c scroll lock 71 46 c6 7e f0 7e pause 72 e1 1d 45 none e1 14 77 e1 none e1 9d c5 f0 14 f0 77 insert (note 1) 73 e0 52 e0 d2 e0 70 e0 f0 70 home (note 1) 74 e0 47 e0 c7 e0 6c e0 f0 6c page up (note 1) 75 e0 49 e0 c9 e0 7d e0 f0 7d delete (note 1) 76 e0 53 e0 d3 e0 71 e0 f0 71 end (note 1) 77 e0 4f e0 cf e0 69 e0 f0 69 page down(note 1) 78 e0 51 e0 d1 e0 7a e0 f0 7a right arrow (note 1)79 e0 4d e0 cd e0 74 e0 f0 74 left arrow (note 1) 80 e0 4b e0 cb e0 6b e0 f0 6b down arrow(1) 81 e0 50 e0 d0 e0 72 e0 f0 72 up arrow (note 1) 82 e0 48 e0 c8 e0 75 e0 f0 75 num lock 83 45 c5 77 f0 77 keypad/(note 1) 84 e0 35 e0 b5 e0 4a e0 f0 4a keypad * 85 37 b7 7c f0 7c keypad - 86 4a ca 7b f0 7b keypad + 87 4e ce 79 f0 79 keypad enter 88 e0 1c e0 9c e0 5a e0 f0 5a keypad 1 end 89 4f cf 69 f0 69 keypad 2 down 90 50 d0 72 f0 72 keypad 3 pagedn 91 51 d1 7a f0 7a keypad 4 left 92 4b cb 6b f0 6b keypad 5 93 4c cc 73 f0 73 keypad 6 right 94 4d cd 74 f0 74 keypad 7 home 95 47 c7 6c f0 6c keypad 8 up 96 48 c8 75 f0 75 keypad 9 pageup 97 49 c9 7d f0 7d keypad 0 insert 98 52 d2 70 f0 70 keypad . delete 99 53 d3 71 f0 71 europe 2 (note 2) 100 56 d6 61 f0 61 app 101 e0 5d e0 dd e0 2f e0 f0 2f keyboard power 102 unassigned unassigned unassigned unassigned keypad = 103 59 d9 0f f0 0f f13 104 5d dd 2f f0 2f f14 105 5e de 37 f0 37 f15 106 5f df 3f f0 3f
copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 9 ps/2 scan code sets according to the key number key name usar key ps/2 set ps/2 set ps/2 set ps/2 set number 1 make 1 break 2 make 2 break f16 107 unassigned unassigned unassigned unassigned f17 108 unassigned unassigned unassigned unassigned f18 109 unassigned unassigned unassigned unassigned f19 110 unassigned unassigned unassigned unassigned f20 111 unassigned unassigned unassigned unassigned f21 112 unassigned unassigned unassigned unassigned f22 113 unassigned unassigned unassigned unassigned f23 114 unassigned unassigned unassigned unassigned f24 115 unassigned unassigned unassigned unassigned keyboard execute 116 unassigned unassigned unassigned unassigned keyboard help 117 unassigned unassigned unassigned unassigned keyboard menu 118 unassigned unassigned unassigned unassigned keyboard select 119 unassigned unassigned unassigned unassigned keyboard stop 120 unassigned unassigned unassigned unassigned keyboard again 121 unassigned unassigned unassigned unassigned keyboard undo 122 unassigned unassigned unassigned unassigned keyboard cut 123 unassigned unassigned unassigned unassigned keyboard copy 124 unassigned unassigned unassigned unassigned keyboard paste 125 unassigned unassigned unassigned unassigned keyboard find 126 unassigned unassigned unassigned unassigned keyboard mute 127 unassigned unassigned unassigned unassigned keyboard vol up 128 unassigned unassigned unassigned unassigned keyboard vol dn 129 unassigned unassigned unassigned unassigned keyboard locking/ 130 unassigned unassigned unassigned unassigned caps lock keyboard locking 131 unassigned unassigned unassigned unassigned num lock keyboard locking 132 unassigned unassigned unassigned unassigned scroll lock keyboard , 133 7e fe 6d f0 6d (brazilian keypad .) keyboard equal 134 unassigned unassigned unassigned unassigned sign keyboard 135 73 f3 51 f0 51 int'l 1 (ro) keyboard int ? l 2 136 70 f0 13 f0 13 (katakana/hiragana) keyboard 137 7d fd 6a f0 6a int'l 3 (yen) keyboard 138 79 f9 64 f0 64 int'l 4 (henkan) keyboard 139 7b fb 67 f0 67 int'l 5 (muhenkan) keyboard int'l 6 140 5c dc 27 f0 27 (pc9800 keypad , ) keyboard int'l 7 141 unassigned unassigned unassigned unassigned keyboard int'l 8 142 unassigned unassigned unassigned unassigned keyboard int'l 9 143 unassigned unassigned unassigned unassigned keyboard lang 1 144 f2 none f2 none (hanguel/english) keyboard lang 2 145 f1 none f1 none (hanja) keyboard lang 3 146 78 f8 63 f0 63 (katakana)
copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 10 ps/2 scan code sets according to the key number key name usar key ps/2 set ps/2 set ps/2 set ps/2 set number 1 make 1 break 2 make 2 break keyboard lang 4 147 77 f7 62 f0 62 (hiragana) keyboard lang 5 148 76 f6 5f f0 5f (zenkaku/hankaku) keyboard lang 6 149 unassigned unassigned unassigned unassigned keyboard lang 7 150 unassigned unassigned unassigned unassigned keyboard lang 8 151 unassigned unassigned unassigned unassigned keyboard lang 9 152 unassigned unassigned unassigned unassigned keyboard alternate 153 unassigned unassigned unassigned unassigned erase keyboard sysreq/ 154 unassigned unassigned unassigned unassigned attention keyboard cancel 155 unassigned unassigned unassigned unassigned keyboard clear 156 unassigned unassigned unassigned unassigned keyboard prior 157 unassigned unassigned unassigned unassigned keyboard return 158 unassigned unassigned unassigned unassigned keyboard separator159 unassigned unassigned unassigned unassigned keyboard out 160 unassigned unassigned unassigned unassigned keyboard oper 161 unassigned unassigned unassigned unassigned keyboard clear 162 unassigned unassigned unassigned unassigned /again keyboard 163 unassigned unassigned unassigned unassigned crsel/props keyboard exsel 164 unassigned unassigned unassigned unassigned left control 165 1d 9d 14 f0 14 left shift 166 2a aa 12 f0 12 left alt 167 38 b8 11 f0 11 left gui 168 e0 5b e0 db e0 1f e0 f0 1f right control 169 e0 1d e0 9d e0 14 e0 f0 14 right shift 170 36 b6 59 f0 59 right alt 171 e0 38 e0 b8 e0 11 e0 f0 11 right gui 172 e0 5c e0 dc e0 27 e0 f0 27 system power 173 e0 5e e0 de e0 37 e0 f0 37 system sleep 174 e0 5f e0 df e0 3f e0 f0 3f system wake 175 e0 63 e0 e3 e0 5e e0 f0 5e scan next track 176 e0 19 e0 99 e0 4d e0 f0 4d scan previous track177 e0 10 e0 90 e0 15 e0 f0 15 stop 178 e0 24 e0 a4 e0 3b e0 f0 3b play/ pause 179 e0 22 e0 a2 e0 34 e0 f0 34 mute 180 e0 20 e0 a0 e0 23 e0 f0 23 bass boost 181 unassigned unassigned unassigned unassigned loudness 182 unassigned unassigned unassigned unassigned volume up 183 e0 30 e0 b0 e0 32 e0 f0 32 volume down 184 e0 2e e0 ae e0 21 e0 f0 21 bass up 185 unassigned unassigned unassigned unassigned bass down 186 unassigned unassigned unassigned unassigned treble up 187 unassigned unassigned unassigned unassigned treble down 188 unassigned unassigned unassigned unassigned media select 189 6d e0 ed e0 50 e0 f0 50 mail 190 e0 6c e0 ec e0 48 e0 f0 48 calculator 191 e0 21 e0 a1 e0 2b e0 f0 2b
copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 11 ps/2 scan code sets according to the key number key name key ps/2 set ps/2 set ps/2 set ps/2 set number 1 make 1 break 2 make 2 break my computer 192 e0 6b e0 eb e0 40 e0 f0 40 www search 193 e0 65 e0 e5 e0 10 e0 f0 10 www home 194 e0 32 e0 b2 e0 3a e0 f0 3a www back 195 e0 6a e0 ea e0 38 e0 f0 38 www forward 196 e0 69 e0 e9 e0 30 e0 f0 30 www stop 197 e0 68 e0 e8 e0 28 e0 f0 28 www refresh 198 e0 67 e0 e7 e0 20 e0 f0 20 www favorites 199 e0 66 e0 e6 e0 18 e0 f0 18 note 1: in ps/2 mode, scan set 1 & 2, each keycode is preceded or followed by additional bytes of data. these codes are documented in whqlkeys.doc, available from microsoft. note 2: these keys have various legends depending upon the locale for which the keyboard is manufactured. europe 1 is typically in at-101 key position 42 next to the enter key. europe 2 is typically in at-101 key position 45, between the left shift and z keys.
copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 12 asynchronous serial interface mode baud rate: the ps2adapt tm implements asynchronous mode at fixed preselected baud rates: 300bps, 600bps, 1200bps, 9600bps, 19200bps, 31250bps and 62500bps, depending on the configuration pins ? state on power up. the ic can achieve these standard baud rates by using a 4mhz oscillator. protocol: in asynchronous mode, the ps2adapt tm supports transmission in one direction only (ps2adapt tm to host). the ps2adapt tm starts the transmission to the system when it has mouse/keyboard package pending. the data format is one start bit, 8 data bits, no parity and one stop bit. 1. the ps2adapt tm asserts _cts low to indicate that a packet transfer will start. 2. the host asserts _rts low to indicate that it is ready to receive data. _rts low means that system can receive data (e.g. uart is operational). 3. the ps2adapt tm places data on txd line when it detects the _rts low. 4. when one package is successfully transmitted, the ic raises _cts. notes on the protocol: to assure fast transmission, the system must assert _rts low as soon as possible. if the system is ready to receive the data, it doesn't have to raise _rts between packages. the ps2adapt tm checks _rts after every byte transmission. if _rts returns to high, it means that the transmission was unsuccessful. the ps2adapt tm then raises _cts to abort the transmission and the entire package will be re- transmitted. the maximum time of t1 is 10ms. if the system cannot assert _rts low after 10ms of _cts low, the ps2adapt tm then raises _cts to abort the transmission request. after that, the ps2adapt tm tries to start the transmission again. 1st byte last byte t1 _cts txd _rts figure 1: serial transmission timing
copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 13 serial peripheral interface (spi) mode the serial peripheral interface (spi) is a synchronous bi-directional multi-slave protocol. in spi mode, the ps2adapt tm acts as a slave device. the ps2adapt tm supports only transmission and doesn't support receiving. spi data transfer can be performed at a maximum clock rate of 500 khz. if the conf0 pin is high, the data transfer sequence is msb to lsb; if conf0 pin is low the sequence is lsb to msb. the sdata pin outputs data every time the transfer clock changes from high to low level. protocol: 1. the ps2adapt tm asserts _atn low to indicate that a mouse packet is waiting for transfer. 2. the host asserts _ss low to indicate that it is ready to receive data. _ss low means the system selected spi ps2adapt tm as its communication device. 3. on detecting _ss low, the ic enables the spi interface and places data in the spi data tx buffer. after a short delay, the system supplies eight clocks to get the data from the ic. the minimum time t2 from _ss low to first spi clock is 50s. 4. when a byte is transferred successfully, the system has to wait a minimum of 50s to begin the clocks for next byte transmission. 5. when the four-byte mouse package / 2-byte keyboard package is transmitted, the system stops the spi clock. if it needs to communicate with other spi devices, it has to wait for _atn return to high. _atn high means the spi port of ps2adapt tm is now in high impedance state. figure 2: spi transmission timing: (_ss toggles for every package). notes on the protocol: to assure fast transmission, system must assert _ss low as soon as possible, see figure 2. if the system is ready to get data, it doesn't have to raise _ss between packages, see figure 3. _atn _ss s data 1st byte last byte t1 t2 sclk 2nd byte t3 t4
copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 14 protocols for the ps2adapt ? in spi mode (cont ? d) spi communication timing parameters symbol description min max units t1 _atn low to _ss low 10 ms t2 _ss low to first clock 50 5000 s (_ss toggles for every package) t2 ? _atn low to first clock 50 5000 s (_ss low) t3 last clock of transmitted 50 5000 s byte to next byte ? s first clock t4 last byte tx finish to 30 s _atn to high _atn _ss s data 1st byte last byte sclk 2nd byte t3 t4 t2 figure 3: spi packet transmission timing: (_ss always low).
power management copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 15 modes of operation the ps2adapt tm has two modes of operation relating to its power consumption. the "stop" mode is the lowest power consumption mode. in this mode, the oscillator is stopped and the ic consumes only 1 a of leakage current. this is the default mode. the the ps2adapt tm reverts to this mode when it is idle. the "run" mode is entered briefly, only to process an event or while an interrupt-generating signal condition persists. the ps2adapt tm will remain in this mode until there are no tasks to handle, such as ps/2 reports or inititalization of ps/2 devices. the ps/2 devices connected to the four external ps/2 ports are initialized at different sampling rates, depending on the port: ps/2 port 0 and ps/2 port 1 to 100 packages per second and 40 packages per second for ps/2 port 3 and ps/2 port 4. when mice plugged into ps/2 port 0 and 1 are moved, the ps2adapt tm will typically stay in stop mode for 25% of the working time. when mice plugged into ps/2 port 3 and 4 are moved with a slower sampling rate, the ps2adapt tm will typically stay in stop mode for 72% of working time. therefore, we recommend that ps/2 port 3 and 4 are used for mice, if there is no specific requirement of mice sampling rate. note 1: when there is no mouse motion, all ports have same power consumption, less than 1 a. note 2: when a keyboard is plugged into these ports, the power consumption is the same, less than 1 a. the ps2adapt tm implements two power management methods: system- coordinated power management and self power management tm (spm). system-coordinated power management is implemented by the _pwr_off pin (power off). if the _pwr_off pin is low, the ps2adapt ? disables all external ps/2 device reports to save power and to turn off keyboard leds. self-power management tm is a method implemented by the ps2adapt tm that, independently of any system intervention, results in the lowest power consumption possible within the given parameters of its operation. through self power management tm , the ps2adapt tm is capable of typically operating at only 1 a, independent of the state of the system. self power management tm primarily determines the actual power consumption of the ps2adapt tm . even when the host is in the active state, the ic can still operate most of the time at only 1 a, even with active external ps/2 devices attached to it. run stop pwr_off pin high and external ps/2 report pwr_off pin low or no task
copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 16 evaluation board schematic for the ps2adapt ? rts rts sdata UR6HCPS2-sp40-fg rev 1.0 cts txd rxd txd sclk rxd cts (c)2000 usar, a semtech company _cts / _at n e3data sdata conf2 led2 rxd e2data e3clk res0 tx d _rts / _ss sclk pwr_off led1 _reset e0data led3 e1data led0 conf1 e1clk conf0 e1clk e0clk scispi_sel vcc gnd gnd gnd gnd gnd gnd vcc gnd gnd gnd gnd x_pwr gnd gnd vcc vcc gnd gnd gnd gnd gnd gnd vcc gnd vcc vcc gnd gnd gnd vcc vcc x_pwr vcc gnd + c2 10uf rn1 330 1 3 5 7 8 6 4 2 c4 47pf rn2 10k 1 3 5 7 8 6 4 2 l4 12uh c7 47pf jp6 con_sip3 1 2 3 + c14 1uf c10 47pf l3 12uh jp7 con2 1 2 jp4 mdin6_sh 6 4 2 5 3 1 7 8 + c15 1uf rn3 10k 1 3 5 7 8 6 4 2 p1 con_db9 5 9 4 8 3 7 2 6 1 d4 jp5 con_sip3 1 2 3 l1 12uh c5 47pf + c11 1uf s1 sw_dip_4 1 2 3 4 8 7 6 5 + c13 10uf u1 UR6HCPS2-sp40-fg 32-pin lqfp 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 conf1 conf2 asi/_spi_sel x_pwr vref reset vss2 vdd oscin oscout vss led3 led2 led1 led0 res0 rts / ss e0clk e0data e1clk e1data e2clk e2data e3clk e3data rxd txd sclk sdata pwr_off cts / atn conf0 c8 47pf u3 max232 1 3 4 5 11 10 12 9 2 6 14 7 13 8 16 15 c1+ c1- c2+ c2- t1in t2in r1out r2out v+ v- t1out t2out r1in r2in vcc gnd d1 jp3 mdin6_sh 6 4 2 5 3 1 7 8 res0 l2 12uh d2 jp1 mdin6_sh 6 4 2 5 3 1 7 8 jp2 mdin6_sh 6 4 2 5 3 1 7 8 c3 47pf c6 47pf + c12 1uf jp9 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 jp8 con_1x10 1 2 3 4 5 6 7 8 9 10 c9 47pf y1 4.00mhz d3 vcc gnd u2 tc54vc2702ecb 1 2 3 c1 .1uf
copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 17 suggested schematic for the ps2adapt ? in spi mode revision 1.0 UR6HCPS2-sp40-fg-spi.sch ps/2 to serial adapter UR6HCPS2-sp40-fg ( spi interface) (c)2000 usar, a semtech company notes: conf0 high: msb first; low: lsb first pwr_off high: power on; low: power off e3data e2data e3clk _rts / _ss sclk pwr_off _reset sdata e0data e1data e1clk e1clk e0clk _cts / _atn vcc gnd gnd vcc gnd gnd gnd gnd vcc gnd + c2 10uf y1 4.00mhz r1 10k u2 tc54vc2702ecb 1 2 3 c1 .1uf u1 UR6HCPS2-sp40-fg 32-pin lqfp 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 conf1 conf2 asi/_spi_sel x_pwr vref reset vss2 vdd oscin oscout vss led3 led2 led1 led0 res0 rts / ss e0clk e0data e1clk e1data e2clk e2data e3clk e3data rxd txd sclk sdata _pwr_off cts / atn conf0 _atn miso e3data e3clk e2data e2clk e1data e1clk e0data e0clk x_pwr conf0 pwr_off sclk _ss vcc gnd
copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 18 suggested schematic for the ps2adapt ? in asynchronous serial mode revision 1.0 UR6HCPS2-sp40-fg-sci.sch ps/2 to serial adapter UR6HCPS2-sp40-fg ( serial interface) (c)2000 usar systems, a semtech company notes: pwr_off high: power on;low: power off conf2 conf1 conf0 111: 19200 bps 110: 9600 bps 101: 1200 bps 100: 600 bps 011: 300 bps 010: 31250 bps 001: 62500 bps e3data e2data e3clk _rts / _ss pwr_off _reset e0data e1data e1clk e1clk e0clk _cts / _atn vcc gnd gnd vcc gnd gnd gnd gnd vcc vcc + c2 10uf y1 4.00mhz u2 tc54vc2702ecb 1 2 3 c1 .1uf u1 UR6HCPS2-sp40-fg 32-pin lqfp 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 conf1 conf2 asi/_spi_sel x_pwr vref reset vss2 vdd oscin oscout vss led3 led2 led1 led0 res0 rts / ss e0clk e0data e1clk e1data e2clk e2data e3clk e3data rxd txd sclk sdata _pwr_off cts / atn conf0 _cts txd e3data e3clk e2data e2clk e1data e1clk e0data e0clk x_pwr _rts rxd pwr_off conf0 conf1 conf2 gnd vcc
copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 19 mechanical information for fg (32-pin lqfp) package a e f b y c a 1 a 2 l 1 l detail f e m d m e b 2 i 2 recommended pcb footprint ? 0.1 ? ?? 0.2 ? ? ?? ? ? ? ? ? symbol min nom max a a 2 b c d e h e l l 1 y b 2 dimension in millimeters h d a 1 0.5 ? ? i 2 1.0 ? ? m d 7.4 ? ? m e 7.4 10 ? 0 ? 0.1 1.0 0.7 0.5 0.3 9.2 9.0 8.8 9.2 9.0 8.8 0.8 7.1 7.0 6.9 7.1 7.0 6.9 0.175 0.125 0.105 0.45 0.35 0.3 1.4 0 1.7 e e h e 1 8 9 32 25 24 16 17 h d d
copyright semtech, 2000-2001 doc6-ps2-sp40-ds-102 www.semtech.com 20 electrical specifications absolute maximum ratings ratings symbol value unit supply voltage vdd -0.3 to 7.0 v input voltage vin vss -0.3 to vdd +0.3 v current drain per pin i 20 ma (not including vss or vdd) operating temperature ta t low to t high ur6hcsp2-sp40 -20 to +85 c storage temperature range tstg -40 to +125 c dc electrical characteristics, temperature range=t low to t high unless otherwise noted) characteristic symbol min typ max unit supply voltage 3.0 5.0 5.5 v output voltage (10 a load) voh vdd ? 0.1 v vol 0.1 input high voltage vih 0.8 x vdd vdd v input low voltage vil vss 0.2xvdd v input current iin +/- 1 a supply current (vdd=5.0 vdc+/-10%, vss=0) idd 3.0 tbd ma control timing (vdd=5.0 vdc +/-10%, vss=0 vdc, temperature range=t low to t high unless otherwise noted) characteristic symbol min typ max unit frequency of operation fosc mhz resonator option 4.0 external clock option 4.0
copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 21 this page left intentionally blank
copyright ?2000-2001 semtech corporation doc6-ps2-sp40-ds-103 www.semtech.com 22 for sales information and product literature, contact: hid & system mgmt division semtech corporation 652 mitchell road newbury park, ca 91320 hidinfo@semtech.com http://www.semtech.com/ 805 498 2111 telephone 805 498 3804 telefax semtech western regional sales 805-498-2111 telephone 805-498-3804 telefax semtech central regional sales 972-437-0380 telephone 972-437-0381 telefax semtech eastern regional sales 203-964-1766 telephone 203-964-1755 telefax semtech asia-pacific sales office +886-2-2748-3380 telephone +886-2-2748-3390 telefax semtech japan sales office +81-45-948-5925 telephone +81-45-948-5930 telefax semtech korea sales sales +82-2-527-4377 telephone +82-2-527-4376 telefax northern european sales office +44 (0)2380-769008 telephone +44 (0)2380-768612 telefax southern european sales office +33 (0)1 69-28-22-00 telephone +33 (0)1 69-28-12-98 telefax central european sales office +49 (0)8161 140 123 telephone +49 (0)8161 140 124 telefax copyright ?2000-2001 semtech corporation. all rights reserved. ps2adapt and self power management are trademarks of semtech corporation. semtech is a registered trademark of semtech corporation. all other trademarks belong to their respective companies. intellectual property disclaimer this specification is provided "as is" with no warranties whatsoever including any warranty of merchantability, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification or sample. a license is hereby granted to reproduce and distribute this specification for internal use only. no other license, expressed or implied to any other intellectual property rights is granted or intended hereby. authors of this specification disclaim any liability, including liability for infringement of proprietary rights, relating to the implementation of information in this specification. authors of this specification also do not warrant or represent that such implementation(s) will not infringe such rights.

▲Up To Search▲

Price & Availability of UR6HCPS2

	To Download UR6HCPS2 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .