![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
74LCXZ16245 Low Voltage 16-Bit Bidirectional Transceiver with 5V Tolerant Inputs and Outputs March 2002 Revised June 2005 74LCXZ16245 Low Voltage 16-Bit Bidirectional Transceiver with 5V Tolerant Inputs and Outputs General Description The LCXZ16245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is designed for low voltage (2.7V or 3.3V) VCC applications with capability of interfacing to a 5V signal environment. The device is byte controlled. Each byte has separate control inputs which could be shorted together for full 16-bit operation. The T/R inputs determine the direction of data flow through the device. The OE inputs disable both the A and B ports by placing them in a high impedance state. When VCC is between 0V and 1.5V, the LCXZ16245 is on the high impedance state during power-up or power-down. This places the outputs in the high impedance (Z) state preventing intermittent low impedance loading or glitching in bus oriented applications. The LCXZ16245 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation. Features s 5V tolerant inputs and outputs s 2.7V-3.6V VCC specifications provided s 4.5 ns tPD max (VCC 3.3V), 20 PA ICC max s Power-down high impedance inputs and outputs s Supports live insertion/withdrawal (Note 1) s r24 mA output drive (VCC 3.0V) s Implements patented noise/EMI reduction circuitry s Latch-up performance conforms to the requirements of JESD78 s ESD performance: Human body model ! 2000V Machine model ! 200V Note 1: To ensure the high-impedance state during power up or down, OE should be tied to VCC through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver. Ordering Code: Order Number 74LCXZ16245MTD Package Number MTD48 Package Description 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Logic Symbol (c) 2005 Fairchild Semiconductor Corporation DS500580 www.fairchildsemi.com 74LCXZ16245 Connection Diagram Pin Assignment for SSOP and TSSOP Pin Descriptions Pin Names OEn T/Rn A0-A15 B0-B15 NC Description Output Enable Input Transmit/Receive Input Side A Inputs or 3-STATE Outputs Side B Inputs or 3-STATE Outputs No Connect Truth Tables Inputs OE1 L L H Inputs OE2 L L H T/R2 L H X Outputs Bus B8-B15 Data to Bus A8-A15 Bus A8-A15 Data to Bus B8-B15 HIGH Z State on A8-A15, B8-B15 T/R1 L H X Outputs Bus B0-B7 Data to Bus A0-A7 Bus A0-A7 Data to Bus B0-B7 HIGH Z State on A0-A7, B0-B7 H HIGH Voltage Level L LOW Voltage Level X Immaterial Z High Impedance Logic Diagram www.fairchildsemi.com 2 74LCXZ16245 Absolute Maximum Ratings(Note 2) Symbol VCC VI VO IIK IOK IO ICC IGND TSTG Parameter Supply Voltage DC Input Voltage DC Output Voltage DC Input Diode Current DC Output Diode Current DC Output Source/Sink Current DC Supply Current per Supply Pin DC Ground Current per Ground Pin Storage Temperature Value Conditions Units V V Output in 3-STATE Output in HIGH or LOW State (Note 3) VI GND VO GND VO ! VCC V mA mA mA mA mA 0.5 to 7.0 0.5 to 7.0 0.5 to 7.0 0.5 to VCC 0.5 50 50 50 r50 r100 r100 65 to 150 qC Recommended Operating Conditions (Note 4) Symbol VCC VI VO IOH/IOL TA Supply Voltage Input Voltage Output Voltage Output Current Free-Air Operating Temperature Input Edge Rate, VIN 0.8V-2.0V, VCC 3.0V HIGH or LOW State 3-STATE VCC VCC 3.0V 3.6V 2.7V 3.0V Parameter Operating Min 2.7 0 0 0 Max 3.6 5.5 VCC 5.5 Units V V V mA r24 r12 40 0 85 10 qC ns/V 't/'V Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. Note 3: IO Absolute Maximum Rating must be observed. Note 4: Unused inputs or I/O's must be held HIGH or LOW. They may not float. DC Electrical Characteristics Symbol VIH VIL VOH Parameter HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Voltage IOH IOH IOH IOH VOL LOW Level Output Voltage IOL IOL IOL IOL II IOZ IOFF IPU/PD ICC Input Leakage Current 3-STATE I/O Leakage Power-Off Leakage Current Power-Up/Power-Down 3-STATE Output Current Quiescent Supply Current Increase in ICC per Input Conditions VCC (V) 2.7 3.6 2.7 3.6 TA 40qC to 85qC Max Units V Min 2.0 0.8 VCC 0.2 2.2 2.4 2.2 0.2 0.4 0.4 0.55 V 100 PA 12 mA 18 mA 24 mA 100 PA 12 mA 16 mA 24 mA 2.7 3.6 2.7 3.0 3.0 2.7 3.6 2.7 3.0 3.0 2.7 3.6 2.7 3.6 0 0 - 1.5 2.7-3.6 2.7-3.6 2.7-3.6 V V 0 d VI d 5.5V 0 d VO d 5.5V VI VO VI VI VIH V IH or VIL 5.5V VI or VO r5.0 r5.0 10 PA PA PA PA PA PA 0.5V to VCC V CC or GND V CC or GND VCC 0.6V r5.0 225 3.6V d VI, VO d 5.5V (Note 5) r225 500 'ICC Note 5: Outputs disabled or 3-STATE only. 3 www.fairchildsemi.com 74LCXZ16245 AC Electrical Characteristics TA Symbol Parameter VCC CL Min tPHL tPLH tPZL tPZH tPLZ tPHZ tOSHL tOSLH Output to Output Skew (Note 6) Output Disable Time Propagation Delay An to Bn or Bn to An Output Enable Time 1.0 1.0 1.0 1.0 1.0 1.0 40qC to 85qC, RL 500: VCC CL 2.7V 50 pF Max 5.2 5.2 7.2 7.2 6.9 6.9 ns ns ns ns Units 3.3V r 0.3V 50 pF Max 4.5 4.5 6.5 6.5 6.4 6.4 1.0 1.0 Min 1.0 1.0 1.0 1.0 1.0 1.0 Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH). Parameter guaranteed by design. Dynamic Switching Characteristics Symbol VOLP VOLV Parameter Quiet Output Dynamic Peak VOL Quiet Output Dynamic Valley VOL CL CL 50 pF, VIH 50 pF, VIH Conditions 3.3V, VIL 3.3V, VIL 0V 0V VCC (V) 3.3 3.3 TA 25qC Units V V Typical 0.8 0.8 Capacitance Symbol CIN CI/O CPD Input Capacitance Input/Output Capacitance Power Dissipation Capacitance Parameter VCC VCC VCC Open, VI 3.3V, VI 3.3V, VI Conditions 0V or VCC 0V or VCC 0V or VCC, f 10 MHz Typical 7 8 20 Units pF pF pF www.fairchildsemi.com 4 74LCXZ16245 AC LOADING and WAVEFORMS Generic for LCX Family FIGURE 1. AC Test Circuit (CL includes probe and jig capacitance) Test tPLH, tPHL tPZL, tPLZ tPZH, tPHZ 6V at VCC Switch Open 3.3 r 0.3V, and 2.7V GND Waveform for Inverting and Non-Inverting Functions 3-STATE Output High Enable and Disable Times for Logic Propagation Delay. Pulse Width and trec Waveforms Setup Time, Hold Time and Recovery Time for Logic 3-STATE Output Low Enable and Disable Times for Logic FIGURE 2. Waveforms (Input Characteristics; f =1MHz, tr = tf = 3ns) Symbol Vmi Vmo Vx Vy VCC 3.3V r 0.3V 1.5V 1.5V VOL 0.3V VOH 0.3V trise and tfall 2.7V 1.5V 1.5V VOL 0.3V VOH 0.3V 5 www.fairchildsemi.com 74LCXZ16245 Schematic Diagram Generic for LCX Family www.fairchildsemi.com 6 74LCXZ16245 Low Voltage 16-Bit Bidirectional Transceiver with 5V Tolerant Inputs and Outputs Physical Dimensions inches (millimeters) unless otherwise noted 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48 Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 7 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com www.fairchildsemi.com |
Price & Availability of 74LCXZ1624505
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |