|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
RC001 RC001 Redundant Clock Module Positive ECL Compatible Differential Output U.S. Patent 6,970,045 0314C Rev F Description The Redundant Clock Module is intended to supply highly reliable fixed clock reference. This clock output is based on two clock references internal that are monitored and eliminated from use if they are not operating within tolerance. A slow transition between oscillator references during switching is controlled to assure no significant phase shift or runt pulses will affect the end user application. Osc. 0 Enable or Osc. 1 Enable is used to disable respective oscillator to verify switching functionality. The oscillator status outputs indicate if the respective oscillator is functioning properly or not. * Clock Redundancy * Zero Downtime * HALT/HASS Verified * Up to 250.000 MHz Features * HALT/HASS verified * Frequency range: 20.000MHz to 250.000MHz * User specified tolerance from 100ppm * Cover at electrical ground * Will withstand SMD reflow temperatures of 253C for 4 minutes maximum * MECL compatible outputs * High shock resistance, to 1000g * Leaded package * Ten low skew DPECL outputs Electrical Connection Pin Connection Pin Connection 1 Q6 17 Vcc 2 /Q6 18 Vcc 3 Vcc 19 GND 4 Q7 20 GND 5 /Q7 21 Vcc 6 GND 22 Vcc 7 Q8 23 GND 8 /Q8 24 GND 9 Vcc 25 /Osc 0 status 10 Q9 26 Osc 0 status 11 /Q9 27 /Osc 1 status 12 GND 28 Osc 1 status 13 EN1 29 Osc select 14 EN0 30 /Reset 15 GND 31 Vcc 16 GND 32 Q0 Note: Osc X status is logic low for pass and logic high for fail Pin 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 Connection /Q0 GND Q1 /Q1 Q2 /Q2 Vcc Q3 /Q3 Vcc GND Q4 /Q4 GND GND Q5 GND /Q5 Drawing Specifications For the most up to date specifications on each NEL product, log on to our website--www.nelfc.com A1 RC001 Redundant Clock Module Positive ECL Compatible Differential Output U.S. Patent 6,970,045 0314C Rev F Operating Conditions and Output Characteristics Electrical Characteristics Parameter Symbol Frequency Duty Cycle Logic 0 Logic 1 Rise & Fall Time Jitter, RMS Frequency Stability Output Skew -- -- VOL VOH tr, tf -- dF/F -- Conditions -- @VCC -1.29 -- -- 20-80% VO 12 kHz to 20 MHz User Specified -- Min 20.000 MHz 45/55% VCC -1.95 V VCC -1.15 V -- -- -100 ppm -- Typical -- -- -- -- -- -- -- -- Max 250.000 MHz 55/45% VCC -1.60 V VCC -0.90 V 600 psec 5 psec +100 ppm 30 psec General Characteristics Parameter Symbol Supply Voltage Supply Current(1) Output Current Operating Temperature Storage Temperature VCC ICC IO TA TS Conditions 3.3V10% VCC or Ground Current Low level Output Current -- -- Min 2.97 V 0.0 mA 0.0 mA -0oC -55oC Typical 3.3 V -- -- -- -- Max 3.63 V 900 mA 50.0 mA 70oC 125oC Footnote: 1) All outputs terminated by 50 ohm to VCC -2V Test Circuit Test Circuit Test Circuit uses a split supply of +2V and -1.3V for ease of testing. Output Waveform A2 |
Price & Availability of RC001 |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |