View MN1A7T0200_991740.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MN1A7T0200
Type ROM (x8-bit / x 16-bit / x 32-bit) x RAM (x 8-bit / x 16-bit / x 32-bit) x Package Minimum Instruction Execution Time Interrupts
MN1A7T0200 Max. 16 M in total External ROM and RAM FLGA152-C-1111 *Lead-free 100 ns (at 2.3 V to 2.7 V, 20 MHz) * RESET * IRQ0 to 5 * NMI * Timer 0 to 9 underflow * Timer 8 to 9 compare capture A * Timer 8 to 9 compare capture B * Serial ch.0 to 2 transmission * Serial ch.0 to 2 reception * Serial ch.0 to 2 in communication state * Serial ch.0 to 2 modem status * Serial ch.0 to 2 character * Serial ch.3 to 4 transmission * Serial ch.3 to 4 reception * WDT * A/D conversion finish Timer counter 0: 16-bit x 1 (interval timer, event count, interrupt, A/D conversion trigger) Clock source ********************* PS0 underflow; PS1 underflow; external clock Interrupt source **************** timer counter 0 underflow Timer counter 1 to 6: 16-bit x 1 (interval timer, event count, timer output, interrupt) Clock source ********************* PS0 underflow; PS1 underflow; external clock Interrupt source **************** timer counter 1, 2, 3, 4, 5 or 6 underflow Timer counter 7: 16-bit x 1 (interval timer, event count, timer output, interrupt) Clock source ********************* PS0 underflow; PS1 underflow; external clock input; timer 6 cascade input Interrupt source **************** timer counter 7 underflow *: timer counter 6 or 7 can be changed in configuration into a 32-bit timer counter. Timer counter 8: 16-bit x 1 (interval timer, event count, output compare, PWM output, one-shot output, input capture, interrupt) Clock source ********************* PS0 underflow; PS1 underflow; external clock input Interrupt source **************** timer counter 8 underflow; coincidence with compare capture A or at capture; coincidence with compare capture B or at capture Timer counter 9: 16-bit x 1 (interval timer, event count, output compare, PWM output, one-shot output) Clock source ********************* PS0 underflow; PS1 underflow; external clock input Interrupt source **************** timer counter 9 underflow; coincidence with compare capture A or at capture; coincidence with compare capture B or at capture Pre-scaler counters: 2 lines
Timer Counter
Serial Interface
Serial 0, 1, 2 (UART): 5-, 6-, 7-, 8-bit x 3 Clock source ********************* baud rate generator; IOCLKH; external clock Serial 3, 4 (SSI): 4- to 16-bit x 2 Clock source ********************* IOCLKH; external clock
I/O Pins A/D Inputs PWM ICR OCR
I/O
40
* Common use
10-bit x 8-ch. 16-bit x 2-ch. 16-bit x 2-ch. 16-bit x 2-ch.
1
MAF00007DEM
MN1A7T0200
Electrical Characteristics A/D Characteristic
Limit Parameter Resolution A/D conversion absolute error VREFH = 3.0 V VREFL = 0.0 V A/D conversion relative error A/D conversion time A/D conversion clock = 6 MHz 2.0 Symbol Condition min typ max 10 5 5 24 Bits LSB LSB s Unit
(Ta = 25C, AVDD = 3.0 V, AVSS = 0 V)
Pin Assignment
Perspective
82 86 TDO D2 NC 84 D0 69 80 OSCO TDI 70 79 OSCI TMS 96 D10
90 D5 92 D7 99 D12 95 D9 101 D14
94 D8 104 D16 100 D13 97 D11 VDD3 GND GND
102 106 D15 D18 108 112 D20 D23 111 107 D22 D19 105 113 D17 D24 VDD GND GND VDD VDD GND GND VDD
110 D21 114 D25 116 D26 117 D27 135 A8 VDD VDD 153 A23
118 D28 119 D29 121 D30 131 A5 137 A10 139 A11 147 A18 151 A21
122 D31 NC 123 BS1 125 A0 129 A3 134 A7 141 A13 145 A16 149 A19 126 A1 130 A4 133 A6 142 A14 146 A17 150 A20 158 NCS3 124 BS0 128 A2 136 A9 140 A12 144 A15 152 A22 156 NCS1
N
M L K J H G F E D C
76 91 JMOD D6 87 D3 85 D1
75 73 74 89 TMOD TREQA TREQB D4
71 65 64 58 TACK NRESET NSKP TM9IA VDD3 53 61 62 60 TM8IA TM8OB TM8OA TM2O VDD3
59 52 54 56 TM1O TM8IB TM9OB TM9IB VDD3 VDD3
55 47 49 48 44 24 22 12 155 163 157 TM9OA TM7O TM1I TM0I TM5O NRTS2 SIN2 NRTS0 NCS0 NWE2 NCS2 67 XI 66 XO 50 39 37 TM2I VREFL AN0 45 35 31 TM6O AN2 AN6 38 34 VREFH AN3 NC 40 36 AVSS AN1 12 11 10 33 AN4 29 30 AN7 32 AN5 9 28 23
18 16 8 165 161 162 160 NADTRG NRTS1 SIN1 NCTS0 NWE3 NWE0 NWE1 NRE 19 14 10 2 6 3 SOUT1 NCTS1 SIN0 NIRQ4 NIRQ1 NIRQ3
AVDD SCLKIN2
25 21 11 7 5 1 SOUT2 NCTS2 SCLKIN0 NIRQ0 NIRQ2 NNMI 81 77 17 13 41 43 TCK NTRST SCLKIN1 SOUT0 TM3O TM4O 8 7 6 5 4 3 2 NC
B
A 1
13
FLGA152-C-1111
*Lead-free
Support Tool
In-circuit Emulator On-board Development Tools
Advice (YDC product) (applicable to 16- or 8-bit bus mode), UniSTAC (Sophia Systems Co.,Ltd. product) Multi-ICE (ARM product), JEENI (Embedded Performance Inc. product, TOYO Corporation dealings), Logic Analyzer (Agilent Technologies product) NEXTiCE for ARM7(Computex Co., Ltd. product) PARTNER-ETII (KMC product) NEXTiCE for ARM7(Computex Co., Ltd. product)
ROM Emulator
MAF00007DEM
2
Request for your special attention and precautions in using the technical information and semiconductors described in this material
(1) An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan. (2) The technical information described in this material is limited to showing representative characteristics and applied circuits examples of the products. It neither warrants non-infringement of intellectual property right or any other rights owned by our company or a third party, nor grants any license. (3) We are not liable for the infringement of rights owned by a third party arising out of the use of the product or technologies as described in this material. (4) The products described in this material are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances). Consult our sales staff in advance for information on the following applications: * Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body. * Any applications other than the standard applications intended. (5) The products and product specifications described in this material are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements. (6) When designing your equipment, comply with the guaranteed values, in particular those of maximum rating, the range of operating power supply voltage, and heat radiation characteristics. Otherwise, we will not be liable for any defect which may arise later in your equipment. Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products. (7) When using products for which damp-proof packing is required, observe the conditions (including shelf life and amount of time let standing of unsealed items) agreed upon when specification sheets are individually exchanged. (8) This material may be not reprinted or reproduced whether wholly or partially, without the prior written permission of Matsushita Electric Industrial Co., Ltd.
2002 JUL

▲Up To Search▲

Price & Availability of MN1A7T0200

	To Download MN1A7T0200 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .