 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| C8051F41X 2.0 V, 32/16 kB, smaRTClock, 12-Bit ADC MCU Analog Peripherals 12-bit ADC High-Speed 8051 CPU - - 1 LSB INL; no missing codes Programmable Throughput up to 200 ksps Up to 24 External Inputs; programmable as single-ended or differential Data Dependent Windowed Interrupt Generator Built-in Temperature Sensor (3 C) Internal Voltage Reference--1.5 V, 2.2 V (programmable) Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks Up to 50 MIPS throughput with 50 MHz system clock Expanded interrupt handler 2304 bytes data RAM 16 kB, 32 kB Flash; in-system programmable in 512-Byte Sectors; Full Read/Write/Erase Functionality at 2.25 VDD 64 bytes battery-backed RAM 24 port I/O; up to 5.25 V tolerance Hardware SMBusTM (I2CTM compatible), SPITM, and UART serial ports available concurrently 16-bit programmable counter array with six capture/compare modules, WDT 4 general-purpose 16-bit counter/timers Internal Oscillators: 24.5 MHz, 2% Accuracy Supports UART Operation; Clock Multiplier up to 50 MHz External Oscillator: Crystal, RC, C, or Clock (1 or 2 pin modes) External smaRTClock Oscillator: 32 kHz Crystal or self resonant oscillator Fast wake up from suspend mode in <1 s Can switch between clock sources on-the-fly Memory Two 12-Bit Current Mode DACs Two Comparators Programmable hysteresis values and response time Configurable to generate interrupts or reset Digital Peripherals POR/Brown-out Detector On-Chip Debug On-chip debug circuitry facilitates full speed, non-intrusive in-system debug (no emulator required) Provides breakpoints, single stepping, watchpoints Inspect/modify memory, registers, and stack Superior performance to emulation systems using ICE-chips, target pods, and sockets Built-in LDO regulator: 2.1 V or 2.5 V Battery switchover circuit Back-up power supply Oscillator failure detect Operates down to 1 V Clock Sources Supply Voltage: 2.0-5.25 V smaRTClockTM Available in 28-Pin QFN and 32-Pin LQFP Temperature Range: -40 to +85 C VREGIN VDD VRTC-BACKUP GND VREG (to rest of chip) VIO (to smarRTClock Block) Port 0 Latch Port 1 Latch UART C R O S S B A R P 0 D r v P 1 D r v P 2 D r v IDAC0 Battery Switch-Over Circuit (VDD >= VRTC-BACKUP) C2D P0.0/IDAC0 P0.1/IDAC1 P0.2 P0.3 P0.4/TX P0.5/RX P0.6/CNVST P0.7 P1.0/XTAL1 P1.1/XTAL2 P1.2/VREF P1.3 P1.4 P1.5 P1.6 P1.7 P2.0 P2.1 P2.2 P2.3 P2.4 P2.5 P2.6 P2.7/C2D Debug HW Reset /RST/C2CK POR BrownOut 8 0 5 1 x16 32 kB FLASH 256 B SRAM 2 kB XRAM Timer 0,1,2,3 PCA x6 / WDT SMBus SPI Port 2 Latch 12-bit IDAC0 12-bit IDAC1 XTAL1 XTAL2 External Oscillator Circuit 24.5 MHz 2% Oscillator Clock Mult. C o SFR Bus r CRC e Engine IDAC1 CP1 CP0 + + - XTAL3 XTAL4 32 KHz Oscillator 64B RAM VREF VDD Temp smaRTClock State Machine smaRTClock Block smaRTClock Alarm 12-bit 200 ksps ADC A M U X AIN0-AIN23 Small Form Factor Copyright (c) 2006 by Silicon Laboratories 2.24.2006 C8051F41X 2.0 V, 32/16 kB, smaRTClock, 12-Bit ADC MCU Selected Electrical Specifications (TA = -40 to +85 C, VDD = 2.0 V unless otherwise specified) Parameter Global Characteristics Supply Input Voltage (VREGIN) Core Supply Voltage (VDD) I/O Supply Voltage (VIO) Supply Voltage (VRTC_BACKUP) Supply Current with CPU active Conditions Output Current = 1 mA VIO < VREGIN VDD = 2.0 V Clock = 32 kHz Clock = 1 MHz Clock = 50 MHz Chip off; smaRTClock off Chip off; smaRTClock running VBAT = 1.0 V Chip off; smaRTClock running VDD = 1.8 V Min 2.15 2.0 2.0 1.0 -- -- -- -- -- -- DC 24 Typ -- -- -- -- 13 0.3 9.5 <0.1 0.6 0.8 -- 24.5 12 -- 5 12 -- -- -- -- Max 5.25 2.75 5.25 5.25 -- -- -- -- -- -- 50 25 Units V V V V A mA mA A A A MHz MHz bits LSB s bits LSB LSB dB ksps Supply Current (shutdown) Clock Frequency Range Internal Oscillator Frequency D/A Converter Resolution Differential Nonlinearity Settling Time A/D Converters Resolution Integral Nonlinearity Differential Nonlinearity Signal-to-Noise Plus Distortion Throughput Rate Guaranteed Monotonic -- -- 1 -- Guaranteed Monotonic -- -- 64 -- 1 1 -- 200 Package Information B o tto m V ie w 10 11 12 13 14 8 9 C8051F41XDK Development Kit L 7 15 D2 D2 2 E2 6 5 4 e b 16 17 R 18 19 E2 2 6xe E A1 A 3 2 1 D E T A IL 1 28 27 26 25 24 23 22 20 21 6xe D S id e V ie w A2 A3 e D E T A IL 1 AA BB Small Form Factor DD CC Copyright (c) 2006 by Silicon Laboratories 2.24.2006 Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders |
Price & Availability of C8051F41X
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |