Part Number Hot Search : 
BGOV5S3 93010 ATS04 201CS8 CLA864B 17000 X28C256 ATH10K12
Product Description
Full Text Search
 

To Download WT9102 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 Weltrend Semiconductor, Inc.
WT9102
150 MHz IC RGB Video Preamplifier with Internal OSD and 4 DAC
Data Sheet
REV. 0.9 Oct, 8, 2002
The information in this document is subject to change without notice. Weltrend Semiconductor, Inc. All Rights Reserved.
2F, No. 24, Industry E. 9th RD., Science-Based Industrial Park, Hsin-Chu, Taiwan TEL:886-3-5780241 FAX:886-3-5794278.5770419
WT9102
Data Sheet Rev. 0.9
General Description
The WT9102 pre-amp is an integrated CMOS CRT preamp and On Screen Display (OSD) generator. It has an I2C interface which allows control of all the parameters necessary to directly setup and adjust the gain and contrast in the CRT display. Brightness and bias can be controlled through the DAC outputs which are well matched to the integrated bias clamp ICs. The WT9102 pre-amp is also designed to be compatible with the high gain driver family. Black level clamping of the signal is carried out directly on the AC coupled input signal into the high impedance preamplifier input, thus eliminating the need for additional black level clamp capacitors. Horizontal and vertical blanking of the outputs is provided and the length of the vertical blanking is register programmable. The IC is packaged in an industry standard 24 lead DIP molded plastic package.
Features
I2C compatible interface. Internal 254 character OSD (190x2 plus 64x4 color). OSD override allows OSD messages to replace video and the use of burn-in screens. 4 DAC outputs (8 bit resolution) for bus controlled CRT bias and brightness. Spot killer which blanks the video outputs when VCC falls below the specified threshold. Suitable for use with discrete or integrated clamp, with software configurable brightness mixer. H and V blanking (V width is register programmable). Power Save (Green) Mode with 80% power reduction.
Applications
Color monitors with OSD. 1280 x 1024 displays up to 75Hz Pixel clock frequencies up to 135MHz Monitors requiring cathode blanking
Block Diagram
Weltrend Semiconductor, Inc.
Page 2
WT9102
Data Sheet Rev. 0.9
V1OUT V1I V2I V3I V2OUT V3OUT
Pin Descriptions and Application Information
Pin No.
1
Pin Name
V Flyback
Input Equivalent
Description
Required for OSD synchronization and is also used for vertical blanking of the video outputs. The switching threshold is about 25% of VCC. An AC coupled differentiator is recommended, where RV is large enough to limit the peak to peak voltage at pin 1 to be within the supply rails. CV should be small enough to flatten the vertical rate ramp at pin 1.
Weltrend Semiconductor, Inc.
Page 3
WT9102
Data Sheet Rev. 0.9
2
VREF Bypass
Provides filtering for the internal voltage which sets the internal bias current in conjunction with REXT. A minumum of 0.1 F is recommended for proper filtering. This capacitor should be placed as close to pin 2 and the pin 4 ground return as possible.
3
VREF Current Set
External resistor, 10 K 1%, sets the internal bias current level for optimum performance of the WT9102. This resistor should be placed as close to pin 3 and the pin 4 ground return as possible.
4 5 6 7
Analog Ground Video 1 Input Video 2 Input Video 3 Input
This is the ground for the analog portions of the WT9102 internal circuitry. These video inputs must be AC coupled with a 0.0047 F cap. Internal DC restoration is done at these inputs. A series resistor of about 33 ohms and external ESD protection diodes should also be used for protection from ESD damage.
8 9
PLL Ground PLL VCC
The ground pin should be connected to the rest of the circuit ground by a short but independent PCB trace to prevent contamination by extraneous signals. The VCC pin should be isolated from the rest of the VCC line by a ferrite bead and bypassed to pin 8 with an electrolytic capacitor and a high frequency ceramic.
Weltrend Semiconductor, Inc.
Page 4
WT9102
Data Sheet Rev. 0.9
10
PLL Filter
Recommended topology and values are shown in this figure. It is recommended that both filter branches be bypassed to the independent ground as close to pin 8 as possible.
11
SDA
The I2C data line. A pull-up resistor of about 2 Kohms should be connected between this pin and VCC. A resistor of at least 100 ohms should be connected in series with the data line for protection against arcing.
12
SCL
The I2C clock line. A pull-up resistor of about 2 Kohms should be connected between this pin and VCC. A resistor of at least 100 ohms should be connected in series with the clock line for protection against arcing.
13 14 15 16
DAC 4 Output DAC 3 Output DAC 2 Output DAC 1 Output
17 18
Ground Digital VCC
DAC outputs for cathode cut-off adjustments and brightness control. DAC 4 can be set to change the outputs of the other three DACs, acting as a brightness control. The DAC values and the special DAC 4 function are set through the I2C bus. A resistor of at least 100 ohms should be connected in series with these outputs for protection against arcing. Ground pin for the digital portion of the WT9102 circuitry. Power supply pin for both analog and digital sections of the WT9102.
Weltrend Semiconductor, Inc.
Page 5
WT9102
Data Sheet Rev. 0.9
19 20 21
Video 3 Output Video 2 Output Video 1 Output
These are the three video output pins. They are intended to drive the LM246x family of cathode drivers. Nominally, about 2 volts peak to peak will produce 40 volts peak to peak of cathode drive.
22
ABL
The Automatic Beam Limiter input is biased to the desired beam current limit by RABL and VBB and normally keeps DINT forward biased. When the current resupplying the CRT capacitance (averaged by CABL) exceeds this limit, then DINT begins to turn off and the voltage at pin 22 begins to drop. The WT9102 then lowers the gain of the three video channels until the beam current reaches an equilibrium value. This pin accepts either TTL or CMOS logic levels. The internal switching threshold is approximately one-half of VCC. An external series resistor, REXT, of about 1K is recommended to avoid overdriving the input devices.
23
CLAMP
24
H Flyback
Required for OSD synchronization and is also used for horizontal blanking of the video outputs. Proper switching requires current reversal, so AC coupling is recommended, a capacitor for logic level input or a flyback transformer winding for deflection input. See ratings for maximum current levels and make sure RH is large enough to limit these currents appropriately. CH should be large enough to make the time constant, RHCH significantly larger than the horizontal period.
Weltrend Semiconductor, Inc.
Page 6


▲Up To Search▲   

 
Price & Availability of WT9102

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X