Part Number Hot Search : 
E3055T 00TQI 20211 2SA1335 RGF1J ANTX2 PS1307 A472A
Product Description
Full Text Search
 

To Download CYM1836 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 CYM1836
128K x 32 Static RAM Module
Features
* High-density 4-megabit SRAM module * 32-bit standard footprint supports densities from 16K x 32 through 1M x 32 * High-speed CMOS SRAMs -- Access time of 15 ns * Low active power -- 2.6W (max.) at 20 ns * SMD technology * TTL-compatible inputs and outputs * Low profile -- Max. height of 0.57 in. * Small PCB footprint -- 0.78 sq. in. * Available in SIMM, ZIP format. SIMM suitable for vertical or angled sockets. constructed from four 128K x 8 SRAMs in SOJ packages mounted on an epoxy laminate board with pins. Four chip selects (CS1, CS2, CS3, CS4) are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects. Writing to each byte is accomplished when the appropriate Chip Select (CS) and Write Enable (WE) inputs are both LOW. Data on the input/output pins (I/O) is written into the memory location specified on the address pins (A 0 through A16). Reading the device is accomplished by taking the Chip Select (CS) LOW while Write Enable (WE) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the data input/output pins (I/O). The data input/output pins stay at the high-impedance state when write enable is LOW or the appropriate chip selects are HIGH. Two pins (PD0 and PD1) are used to identify module memory density in applications where alternate versions of the JEDEC-standard modules can be interchanged.
Functional Description
The CYM1836 is a high-performance 4-megabit static RAM module organized as 128K words by 32 bits. This module is
Logic Block Diagram
PD0-OPEN PD1-OPEN A0 - A16 OE WE 128K x 8 SRAM CS1 128K x 8 SRAM CS2 128K x 8 SRAM CS3 128K x 8 SRAM CS4
4 4 17
Pin Configuration
ZIP/SIMM Top View
PD0 I/O0 I/O1 I/O2 I/O3 VCC A7 A8 A9 I/O4 I/O5 I/O6 I/O7 WE A14 CS1 CS3 A16 GND I/O16 I/O17 I/O18 I/O19 A10 A11 A12 A13 I/O20 I/O21 I/O22 I/O23 GND 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63 GND PD1 I/O8 I/O9 I/O10 I/O11 A0 A1 A2 I/O12 I/O13 I/O14 I/O15 GND A15 CS2 CS4 NC OE I/O24 I/O25 I/O26 I/O27 A3 A4 A5 VCC A6 I/O28 I/O29 I/O30 I/O31 1836-2
4
I/O0 - I/O7
4
I/O8 - I/O15
I/O16 - I/O23
I/O24 - I/O31
1836-1
Cypress Semiconductor Corporation
*
3901 North First Street
*
San Jose
*
CA 95134
* 408-943-2600 February 15, 1999
CYM1836
Selection Guide
1836-15 Maximum Access Time (ns) Maximum Operating Current (mA) Maximum Standby Current (mA)
Shaded area contains preliminary information.
1836-20 20 480 100
1836-25 25 480 100
1836-30 30 480 100
1836-35 35 480 100
1836-45 45 480 100
15 760 180
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ................................. -55C to +125C Ambient Temperature with Power Applied ............................................... -10C to +85C Supply Voltage to Ground Potential ............... -0.5V to +7.0V DC Voltage Applied to Outputs in High Z State ............................................... -0.5V to +7.0V DC Input Voltage............................................ -0.5V to +7.0V
Operating Range
Range Commercial Ambient Temperature 0C to +70C VCC 5V 10%
Electrical Characteristics Over the Operating Range
1836-15 Parameter VOH VOL VIH VIL IIX IOZ ICC ISB1 ISB2 Description Output HIGH Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage Input Load Current Output Leakage Current VCC Operating Supply Current Automatic CS Power-Down Current[1] Automatic CS Power-Down Current[1] GND < VI < VCC GND < VO < VCC, Output Disabled VCC = Max., IOUT = 0 mA, CS < VIL VCC = Max., CS > VIH, Min. Duty Cycle = 100% VCC = Max., CS > VCC - 0.2V, VIN > VCC - 0.2V or VIN < 0.2V Test Conditions VCC = Min., IOH = -4.0 mA VCC = Min., IOL = 8.0 mA 2.2 -0.5 -20 -20 Min. 2.4 0.4 VCC 0.8 +20 +20 760 180 60 2.2 -0.5 -20 -20 Max. 1836-20, 25, 30, 35, 45 Min. 2.4 0.4 VCC 0.8 +20 +20 480 100 28 Max. Unit V V V V A A mA mA mA
Shaded area contains preliminary information.
Capacitance[2]
Parameter CIN COUT Input Description Capacitance[3] Output Capacitance Test Conditions TA = 25C, f = 1 MHz, VCC = 5.0V Max. 40/20 15 Unit pF pF
Notes: 1. A pull-up resistor to VCC on the CS input is required to keep the device deselected during VCC power-up, otherwise ISB will exceed values given. 2. Tested on a sample basis. 3. 20 pF on CS, 40 pF all others.
2
CYM1836
AC Test Loads and Waveforms
R1 481 5V OUTPUT 30 pF INCLUDING JIG AND SCOPE R2 255 5V OUTPUT 5 pF INCLUDING JIG AND SCOPE R2 255 R1 481 3.0V 90% GND < 5 ns
1836-3
ALL INPUT PULSES 90% 10% < 5 ns
1836-4
10%
(a)
(b)
Equivalent to: OUTPUT
THE VENIN EQUIVALENT 167 1.73V
3
CYM1836
Switching Characteristics Over the Operating Range[4]
1836-15 Parameter READ CYCLE tRC tAA tOHA tACS tDOE tLZOE tHZOE tLZCS tHZCS Read Cycle Time Address to Data Valid Output Hold from Address Change CS LOW to Data Valid OE LOW to Data Valid OE LOW to Low Z OE HIGH to High Z CS LOW to Low Z[5] CS HIGH to High Z[5, 6] Write Cycle Time CS LOW to Write End Address Set-Up to Write End Address Hold from Write End Address Set-Up to Write Start WE Pulse Width Data Set-Up to Write End Data Hold from Write End WE HIGH to Low Z WE LOW to High Z[6] 15 12 12 0 0 12 7 0 3 0 6 3 7 0 7 3 10 3 15 7 0 8 3 10 15 15 3 20 8 0 10 3 13 20 20 3 25 8 0 11 3 15 25 25 3 30 10 0 12 3 18 30 30 3 35 12 0 15 35 35 3 45 15 45 45 ns ns ns ns ns ns ns ns ns Description Min. Max. 1836-20 Min. Max. 1836-25 Min. Max. 1836-30 Min. Max. 1836-35 Min. Max. 1836- 45 Min. Max. Unit
WRITE CYCLE[7] tWC tSCS tAW tHA tSA tPWE tSD tHD tLZWE tHZWE 20 15 15 0 0 15 10 0 3 0 8 25 15 15 0 0 15 10 0 3 0 10 30 18 18 0 0 18 13 0 3 0 15 35 20 20 0 0 20 15 0 3 0 15 45 25 25 0 0 25 20 0 3 0 18 ns ns ns ns ns ns ns ns ns ns
Shaded area contains preliminary information. Notes: 4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified IOL/IOH and 30-pF load capacitance. 5. At any given temperature and voltage condition, tHZCS is less than tLZCS for any given device. These parameters are guaranteed by design and not 100% tested. 6. tHZCS and tHZWE are specified with CL = 5 pF as in part (b) of AC Test Loads and Waveforms. Transition is measured 500 mV from steady-state voltage. 7. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
4
CYM1836
Switching Waveforms
Read Cycle No.1[8, 9]
tRC ADDRESS tAA tOHA DATA OUT PREVIOUS DATA VALID DATA VALID
1836-5
Read Cycle No. 2[8, 10]
CS tACS OE tDOE tLZOE HIGH IMPEDANCE DATA OUT tLZCS
1836-6
tRC
tHZOE tHZCS DATA VALID
HIGH IMPEDANCE
Write Cycle No.1 (WE Controlled)[7]
tWC ADDRESS tSCS CS tAW tSA WE tSD DATA IN DATA VALID tHZWE DATA OUT DATA UNDEFINED
1836-7
tHA tPWE
tHD
tLZWE HIGH IMPEDANCE
Notes: 8. WE is HIGH for read cycle. 9. Device is continuously selected, CS = VIL and OE= VIL. 10. Address valid prior to or coincident with CS transition LOW.
5
CYM1836
Switching Waveforms (continued)
Write Cycle No. 2 (CS Controlled)[7, 11]
tWC ADDRESS tSA CS tAW tPWE WE tSD DATA IN DATA VALID tHZWE DATA OUT HIGH IMPEDANCE DATA UNDEFINED
1836-8
tSCS
tHA
tHD
Note: 11. If CS goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
Truth Table
CSN H L L L WE X H L H OE X L X H High Z Data Out Data In High Z Input/Outputs Read Write Deselect Mode Deselect/Power-Down
6
CYM1836
Ordering Information[12]
Speed (ns) 15 Ordering Code CYM1836PM-15C CYM1836PZ-15C CYM1836PY-15C CYM1836P8-15C 20 CYM1836PM-20C CYM1836PZ-20C CYM1836PY-20C CYM1836P8-20C 25 CYM1836PM-25C CYM1836PZ-25C CYM1836PY-25C CYM1836P8-25C 30 CYM1836PM-30C CYM1836PZ-30C CYM1836PY-30C CYM1836P8-30C 35 CYM1836PM-35C CYM1836PZ-35C CYM1836PY-35C CYM1836P8-35C 45 CYM1836PM-45C CYM1836PZ-45C CYM1836PY-45C CYM1836P8-45C
Shaded area contains preliminary information. Note: 12. 64-pin SIMM suitable for use in angled SIMM applications.
Package Name PM03 PZ08 PM08 PM04 PM03 PZ08 PM08 PM04 PM03 PZ08 PM08 PM04 PM03 PZ08 PM03 PM04 PM03 PZ08 PM03 PM04 PM03 PZ08 PM03 PM04
Package Type 64-Pin SIMM Module 64-Pin ZIP Module 64-Pin Gold SIMM Module 72-Pin Gold SIMM Module 64-Pin SIMM Module 64-Pin ZIP Module 64-Pin Gold SIMM Module 72-Pin Gold SIMM Module 64-Pin SIMM Module 64-Pin ZIP Module 64-Pin Gold SIMM Module 72-Pin Gold SIMM Module 64-Pin SIMM Module 64-Pin ZIP Module 64-Pin Gold SIMM Module 72-Pin Gold SIMM Module 64-Pin SIMM Module 64-Pin ZIP Module 64-Pin Gold SIMM Module 72-Pin Gold SIMM Module 64-Pin SIMM Module 64-Pin ZIP Module 64-Pin Gold SIMM Module 72-Pin Gold SIMM Module
Operating Range Commercial
Commercial
Commercial
Commercial
Commercial
Commercial
Document #: 38-M-00050-D
Package Diagrams
64-Pin SIMM Module PM03
3.855 MAX. 3.580/3.588 . 200 MAX.
124/.126 DIA. 2 PLCS 128KX8 .397/.403 .245/.255 128KX8
128KX8
128KX8
.595 MAX.
PIN 1 .075/.085
.061/.063 R .249/.251
.135 REF.
7
CYM1836
Package Diagrams (continued)
72-Pin Plastic SIMM Module PM04
64-Pin ZIP Module PZ08
(c) Cypress Semiconductor Corporation, 1999. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.


▲Up To Search▲   

 
Price & Availability of CYM1836

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X