| PART |
Description |
Maker |
| PC816CD PC616C PC816BD PC816AB PC816AC PC846 PC816 |
Hgh Collector-emitter Voltage, Hgh Density Mounting Type Photocoupler
Hgh -w=der Vtige Hgh Density Mounting Type Photocoupler
Hgh -w=der Vtige/ Hgh Density Mounting Type Photocoupler
High Collector-Emitter Voltage High Density Mounting Type Photocoupler(259.15 k)
Hgh -w=der Vtige, Hgh Density Mounting Type Photocoupler 杭州到瓦特\u003dVtige，生长激素密度安装类型光电耦合
|
SHARP[Sharp Electrionic Components]
Sharp Corporation
Sharp, Corp.
|
| 1SS388 |
DIODE (HGH SPEED SWITCHING APPLICATION)
|
TOSHIBA[Toshiba Semiconductor]
|
| 715C20KTD10 |
CAP HGH VOLTAGE 715C 20KVDC 1000PF ?20% N4700 E4 - Bulk
|
Vishay Cera-Mite
|
| ISPLSI2096VE-100LT128 ISPLSI2096VE-135LT128 ISPLSI |
3.3V In-System Programmable SuperFAST?/a> High Density PLD
CRYSTAL 24.0 MHZ 20PF SMD
3.3V In-System Programmable SuperFASTHigh Density PLD
3.3V In-System Programmable SuperFAST High Density PLD
3.3V In-System Programmable SuperFAST⑩ High Density PLD
3.3VIn-SystemProgrammableSuperFASTHighDensityPLD
|
Lattice Semiconductor Corporation
LATTICE[Lattice Semiconductor]
|
| ISPLSI2032VL ISPLSI2032VL-110LB49 ISPLSI2032VL-110 |
2.5VIn-SystemProgrammableSuperFASTHighDensityPLD
2.5V In-System Programmable SuperFAST⑩ High Density PLD
2.5V In-System Programmable SuperFAST High Density PLD
2.5V In-System Programmable SuperFASTHigh Density PLD EE PLD, 10 ns, PQFP48
2.5V In-System Programmable SuperFASTHigh Density PLD EE PLD, 10 ns, PQFP44
2.5V In-System Programmable SuperFASTHigh Density PLD EE PLD, 7.5 ns, PQFP44
2.5V In-System Programmable SuperFASTHigh Density PLD EE PLD, 5 ns, PQCC44
2.5V In-System Programmable SuperFASTHigh Density PLD EE PLD, 5 ns, PQFP44
|
LATTICE[Lattice Semiconductor]
Lattice Semiconductor Corporation
Lattice Semiconductor, Corp.
|
| ISPLSI2192VE-135LT128 ISPLSI2192VE-180-L-T128 ISPL |
3.3V In-System Programmable SuperFAST High Density PLD
3.3V In-System Programmable SuperFAST⑩ High Density PLD
3.3VIn-SystemProgrammableSuperFASTHighDensityPLD
RELAY SSR 110A 240VAC AC INPUT
3.3V In-System Programmable SuperFASTHigh Density PLD
|
LATTICE[Lattice Semiconductor]
LatticeSemiconductor
Lattice Semiconductor Corporation
|
| CBRLDSH2-40 CBRLDSH2-40-15 |
SURFACE MOUNT HIGH DENSITY HIGH DENSITY SCHOTTKY BRIDGE RECTIFIER
|
Central Semiconductor C...
|
| 8600V ISPLSI8600V-90LB272 ISPLSI8600V-125LB492 ISP |
3.3V In-System Programmable SuperBIGHigh Density PLD EE PLD, 24 ns, PBGA492
3.3V In-System Programmable SuperBIGHigh Density PLD EE PLD, 24 ns, PBGA272
GT 14C 14#16 SKT RECP LINE EE PLD, 16 ns, PBGA492
3.3V In-System Programmable SuperBIGHigh Density PLD 3.3在系统可编程SuperBIG⑩高密度可编程逻辑器件
3.3V In-System Programmable SuperBIGHigh Density PLD EE PLD, 13.5 ns, PBGA492
|
Lattice Semiconductor Corporation
Lattice Semiconductor, Corp.
|
| SET111411 SET111403 SET111412 SET111419 SET111404 |
High Density,High Current,3-Phase Full Wave Bridge Rectifier(????靛?400V,娓╁害55???骞冲??存??垫?45A,楂??搴?澶х?娴?涓???ㄦ尝妗ユ?娴??)
High Density,High Current,3-Phase Full Wave Bridge Rectifier(????靛?1000V,娓╁害55???骞冲??存??垫?30A,楂??搴?澶х?娴?涓???ㄦ尝妗ユ?娴??)
3 PHASE, 30 A, SILICON, BRIDGE RECTIFIER DIODE
High Density,High Current,3-Phase Full Wave Bridge Rectifier(????靛?150V,娓╁害55???骞冲??存??垫?45A,楂??搴?澶х?娴??涓???ㄦ尝妗ユ?娴??)
High Density,High Current,3-Phase Full Wave Bridge Rectifier(反向电压1000V,温度55℃时平均整流电流45A,高密大电三相全波桥整流器) 高密度，大电3 -相全波桥式整流器（反向电000V的温5℃时平均整流电流45A条，高密度，大电流，三相全波桥整流器
HIGH CURRENT, 3-PHASE FULL WAVE BRIDGE ASSEMBLY
|
Semtech, Corp.
Semtech Corporation
|
| 8840 ISPLSI8840-60LB432 ISPLSI8840-110LB432 ISPLSI |
In-System Programmable SuperBIG?High Density PLD
In-System Programmable SuperBIGHigh Density PLD EE PLD, 24 ns, PBGA432
In-System Programmable SuperBIG High Density PLD
|
Lattice Semiconductor, Corp.
Lattice Semiconductor Corporation
|
| M38230G4-XXXFP M38230G4-XXXHP M38231G4-XXXHP M3823 |
18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 512Kb x 36; Vcc (V): 3.1 to 3.6 V
36-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 2.4 to 2.6 V
72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 3.1 to 3.6 V
18-Mbit (512K x 36/1M x 18) Pipelined SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V
72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V
18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V
36-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V
36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL(TM) Architecture; Architecture: NoBL, Flow-through; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 1Mb x 72; Vcc (V): 2.4 to 2.6 V
72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 3.1 to 3.6 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 512Kb x 72; Vcc (V): 3.1 to 3.6 V
72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
Sync SRAM; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 2.4 to 2.6 V
72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 1Mb x 72; Vcc (V): 3.1 to 3.6 V
72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V
72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency); Architecture: QDR-II , 4 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V
72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency); Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机
72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯位CMOS微机
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 2.4 to 2.6 V 单芯位CMOS微机
72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V 单芯位CMOS微机
72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
36-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯8位CMOS微机
Sync SRAM; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机
72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V
36-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
|
Renesas Electronics Corporation.
Renesas Electronics, Corp.
|
|
