| PART |
Description |
Maker |
| XC4000 XC4003 XC4005 XC4006 XC4008 XC4010 XC4010D |
Logic Cell Array Families
Logic Cell Array Family
|
XILINX[Xilinx, Inc]
|
| XC2018 |
(XC2018 / XC2064) Logic Cell Array
|
Xilinx
|
| HER204 HER201 HER208 HER202 HER203 HER205 HER206 H |
10000 GATE 3.3 VOLT LOGIC CELL ARRAY - NOT RECOMMENDED for NEW DESIGN
2.0 AMPS.HIGH EFFICIENCY RECTIFIERS
|
娴???洪??靛??ㄤ欢??????
JGD[Jinan Gude Electronic Device]
|
| GAL16V8D-20QPI GAL16V8D-20QJI GAL16V8D-7LP GAL16V8 |
Aluminum Snap-In Capacitor; Capacitance: 2700uF; Voltage: 160V; Case Size: 30x50 mm; Packaging: Bulk
High Performance E2CMOS PLD Generic Array Logic EE PLD, 25 ns, PQCC20
High Performance E2CMOS PLD Generic Array Logic EE PLD, 3.5 ns, PQCC20
High Performance E2CMOS PLD Generic Array Logic EE PLD, 7.5 ns, PDIP20
High Performance E2CMOS PLD Generic Array Logic EE PLD, 15 ns, PDIP20
High Performance E2CMOS PLD Generic Array Logic EE PLD, 7.5 ns, PDSO20
High Performance E2CMOS PLD Generic Array Logic EE PLD, 25 ns, PDIP20
High Performance E2CMOS PLD Generic Array Logic EE PLD, 15 ns, PQCC20
IC,MICROCONTROLLER,8-BIT,68HC08 CPU,CMOS,DIP,8PIN,PLASTIC RoHS Compliant: No
|
Lattice Semiconductor Corporation
Lattice Semiconductor, Corp.
|
| XC3090L XC3000L XC3020L XC3030L XC3042L XC3064L |
Part of the ZERO family of 3.3 V FPGAs
XC3000L Low Voltage Logic Cell Array Family
|
XILINX[Xilinx, Inc]
|
| AN1318 |
INTERFACING BETWEEN LVDS AND HIGH SPEED DIFFERENTIAL LOGIC FAMILIES
|
STMicroelectronics
SGS Thomson Microelectronics
|
| HER202G HER201G |
Passivated High Efficient Rectifiers 50 to 1000 Volts 2.0 Amp Glass 2 A, 100 V, SILICON, RECTIFIER DIODE, DO-15
5000 GATE 3.3 VOLT LOGIC CELL ARRAY - NOT RECOMMENDED for NEW DESIGN
|
Micro Commercial Components, Corp.
|
| MAX3.00A EPM3032ALC44-10 EPM3032ALC44-4 EPM3032ALC |
Programmable logic , 128 macrocells, 8 logic array blocks, 96 I/O pins, 7ns
Programmable logic , 128 macrocells, 8 logic array blocks, 96 I/O pins, 5ns
Programmable logic , 128 macrocells, 8 logic array blocks, 96 I/O pins, 10ns
Programmable logic , 64 macrocells, 4 logic array blocks, 66 I/O pins, 7ns
Programmable logic , 64 macrocells, 4 logic array blocks, 66 I/O pins, 4ns
Programmable logic , 64 macrocells, 4 logic array blocks, 66 I/O pins, 10ns
Programmable logic , 32 macrocells, 2 logic array blocks, 34 I/O pins, 7ns
Programmable logic , 32 macrocells, 2 logic array blocks, 34 I/O pins, 4ns
Programmable logic , 32 macrocells, 2 logic array blocks, 34 I/O pins, 10ns
Programmable Logic Device Family
|
Altera Corporation
|
| CS91 |
Standard cell array
|
FUJITSU[Fujitsu Media Devices Limited]
|
| CS91 |
Standard cell array
|
Fujitsu Limited
|
|
