| |
|
 |
Motorola
|
| Part No. |
MPC9351
|
| OCR Text |
...lected input reference clock is routed directly to the output dividers bypassing the PLL. The test mode is intended for system diagnostics, test and debug purpose. This test mode is fully static and the minimum clock frequency specification... |
| Description |
Low Voltage PLL Clock Drlver
|
| File Size |
170.73K /
12 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Freescale (Motorola)
|
| Part No. |
MPC93H51
|
| OCR Text |
...ected input reference clock is routed directly to the out put dividers bypassing the pll. the test mode is intended for system diagnostics, test and debug purpose. this test mode is fully static and the mini mum clock frequency specifica... |
| Description |
3.3V CMOS PLL Clock Generator and Driver
|
| File Size |
491.73K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
ATMEL[ATMEL Corporation]
|
| Part No. |
ATSAM9708 STSAM9708
|
| OCR Text |
...T I/O Function Main MIDI input. routed to PDSP#1, can also be routed to PDSP#2. Auxiliary MIDI input. routed to PDSP#2(2) Main MIDI output. Outputs from PDSP#1. Auxiliary MIDI output. Outputs from PDSP#2(2) Buffered X2 output. Typically use... |
| Description |
Sound Synthesis
|
| File Size |
188.48K /
30 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
