| |
|
 |
Atmel Corp
|
| Part No. |
ATF2500C
|
| OCR Text |
... right) feedback F2(1) true and false, flip-flop Q1 true and false, and the pin true and false. The positions occupied by these signals in the global bus are the six numbers in the bus diagram next to each macrocell.
Note: 1. Either the fl... |
| Description |
2500 gate, 24 Macrocell, 48 Register, standard, quarter and low power, 40 and 44 pin CPLD
|
| File Size |
480.24K /
37 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ALLEGRO[Allegro MicroSystems]
|
| Part No. |
STR83145
|
| OCR Text |
...he full-bridge mode to preclude false application of the doubler mode during brownouts, voltage droops, or missing cycles. The requirements of low transient thermal impedance and steadystate thermal resistance are satisfied in a molded, 5-l... |
| Description |
LATCHED, UNIVERSAL INPUT-VOLTAGE SWITCHES
|
| File Size |
123.06K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
EXAR[Exar Corporation]
|
| Part No. |
XRT7295AE_03 XRT7295AE XRT7295AEIW XRT7295AE03
|
| OCR Text |
...
Rev. 2.0.0
8
XRT7295AE
false-Lock Immunity
false-lock is defined as the condition where a PLL recovered clock obtains stable phase-lock at a frequency not equal to the incoming data rate. The XRT7295AE uses a combination frequency... |
| Description |
E3 (34.368Mbps) Integrated line Receiver
|
| File Size |
978.46K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel Corp
|
| Part No. |
ATV2500B
|
| OCR Text |
... right) feedback F2(1) true and false, flip-flop Q1 true and false, and the pin true and false. The positions occupied by these signals in the global bus are the six numbers in the bus diagram next to each macrocell.
Note: 1. Either the fl... |
| Description |
2500 gate high-speed CPLD, standard & low power, 40 & 44 pins
From old datasheet system
|
| File Size |
615.64K /
21 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
