| |
|
 |
Integrated Device Technology, Inc.
|
| Part No. |
80KSBR200
|
| OCR Text |
...), idt70k200. the serb performs buffering and off-loading of data as well as buffer-delay of data samples in various environments. this device primarily acts as an master in which the serb bursts data to a programmed memory location once so... |
| Description |
sRIO SERIAL BUFFER FLOW-CONTROL DEVICE
|
| File Size |
1,348.80K /
172 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Galileo Technology Services, LLC
|
| Part No. |
GT-48006A
|
| OCR Text |
...ort ? direct support for packet buffering - glueless interface to 1or 2mbyte of 50ns edo dram - up to 1k buffers, 1536-bytes each - dynamic or fixed buffer allocation for each port ? supports store and forward switching approach - low ... |
| Description |
Low Cost Two Port 10/100Mbps Ethernet Bridge/Switch Controller(低成本、双端口10/100Mbps以太网桥交换式控制器)
|
| File Size |
359.13K /
33 Page |
View
it Online |
Download Datasheet |
| |
|
|
Lineage Power
|
| Part No. |
T8208
|
| OCR Text |
... (sdram) is used to extend the buffering for atm cells destined for the utopia transmit interface. this external sdram may be parti- tioned into four or less independently sized queues per phy. the four queues may be used to implement qual... |
| Description |
Asychronous Transfer Mode (ATM) Interconnect(异步传输模式互连器件)
|
| File Size |
113.16K /
4 Page |
View
it Online |
Download Datasheet |
| |
|
|
Aeroflex Inc.
Aeroflex, Inc.
|
| Part No. |
CT2566-FP
|
| OCR Text |
...aints for the ct2566). a double buffering architecture is provided to prevent incomplete or partially updated information from being transmitted onto the 1553 data bus. the ct2566 requires an external, user supplied clock. compatible micro... |
| Description |
CT2566 MIL-STD-1553 to Microprocessor Interface Unit CT2566的MIL - STD - 1553的微处理器接口单
|
| File Size |
335.35K /
37 Page |
View
it Online |
Download Datasheet |
| |
|
|
PMC-Sierra Inc
PMC-Sierra, Inc.
|
| Part No. |
PM7382
|
| OCR Text |
...chip memory for partial packet buffering in both the transmit and receive directions. you can configure this memory to support a variety of different channel configurations: from a single channel with 32 kbytes of buffering, to 256 c... |
| Description |
Frame Engine and Data Link Manager 32P256
|
| File Size |
17.81K /
2 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
