|
|
|
Cypress
|
Part No. |
CY7C43662AV CY7C43682AV 7C436X2AV
|
OCR Text |
x36 x2 Bidirectional Synchronous FIFO
Features
* 3.3V high-speed, low-power, bidirectional, First-In FirstOut (FIFO) memories * 1K x36 x2 (CY7C43642AV) * 4K x36 x2 (CY7C43662AV) * 16K x36 x2 (CY7C43682AV) * 0.25-micron CMOS for optimum sp... |
Description |
3.3V 1K/4K/16K x36 x2 BidirectionalSynchronous FIFO From old datasheet system
|
File Size |
457.65K /
30 Page |
View
it Online |
Download Datasheet |
|
|
|
IDT
|
Part No. |
IDT72T72115 IDT72T7295 IDT72T72105
|
OCR Text |
...- x72 in to x72 out - x72 in to x36 out - x72 in to x18 out - x36 in to x72 out - x18 in to x72 out Big-Endian/Little-Endian user selectable byte representation Auto power down minimizes standby power consumption Master Reset clears entire ... |
Description |
2.5 VOLT HIGH-SPEED TeraSync? FIFO 72-BIT CONFIGURATIONS
|
File Size |
517.07K /
53 Page |
View
it Online |
Download Datasheet |
|
|
|
Sony
|
Part No. |
CXK77B1841AGB CXK77B3641AGB
|
OCR Text |
...fined as an SA address input in x36 LW SRAMs. 1b. Pad Locations 2D, 7D, 1E, 6E, 2F, 1G, 6G, 2H, 7H, 1K, 6K, 2L, 7L, 6M, 2N, 7N, 1P, and 6P are true no-connects. However, they are defined as DQ data inputs / outputs in x36 LW SRAMs. 2. Pad L... |
Description |
4Mb Late Write LVTTL High Speed Synchronous SRAMs (128K x 36 or 256K x 18 Organization) From old datasheet system
|
File Size |
221.04K /
28 Page |
View
it Online |
Download Datasheet |
|
|
|
IDT
|
Part No. |
IDT72V3680 IDT72V3670 IDT72V3690
|
OCR Text |
...ut and output port bus-sizing - x36 in to x36 out - x36 in to x18 out - x36 in to x9 out - x18 in to x36 out - x9 in to x36 out Pin to Pin compatible to the higher density of IDT72V36100 and IDT72V36110 Big-Endian/Little-Endian user selecta... |
Description |
3.3V HIGH-DENSITY SUPERSYNC? II 36-BIT FIFO
|
File Size |
442.24K /
46 Page |
View
it Online |
Download Datasheet |
|
|
|
IDT
|
Part No. |
IDT72V36110
|
OCR Text |
...ut and output port bus-sizing - x36 in to x36 out - x36 in to x18 out - x36 in to x9 out - x18 in to x36 out - x9 in to x36 out Big-Endian/Little-Endian user selectable byte representation 5V input tolerant Fixed, low first word latency Zer... |
Description |
3.3 VOLT HIGH-DENSITY SUPERSYNC II? 36-BIT FIFO
|
File Size |
442.15K /
47 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|