| |
|
 |
AMICC[AMIC Technology]
|
| Part No. |
A48P4616
|
| OCR Text |
...h burst access Auto Refresh and Self Refresh Modes 7.8s Maximum Average Periodic Refresh Interval 2.5V (SSTL_2 compatible) I/O VDD = VDDQ = ...driven high, low, or floated. Bank Address Inputs: BA0 and BA1 define to which bank an Active, Read,... |
| Description |
16M X 16 Bit DDR DRAM
|
| File Size |
2,066.77K /
71 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress
|
| Part No. |
CY7C1351G-100AXC
|
| OCR Text |
... to zbt? devices ? internally self-time d output buffer cont rol to eliminate the need to use oe ? registered inputs for flow-through ope...driven low in order to load a new address. clk input-clock clock input . used to capture all synchro... |
| Description |
4-Mbit (128K x 36) Flow-through SRAM with NoBL(TM) Architecture
|
| File Size |
282.10K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor Corp.
|
| Part No. |
CY7C1231H-133AXI CY7C1231H-133AXC
|
| OCR Text |
... to zbt? devices ? internally self-time d output buffer cont rol to eliminate the need to use oe ? registered inputs for flow-through ope...driven low in order to load a new address. clk input-clock clock input . used to capture all synchr... |
| Description |
2-Mbit (128K x 18) Flow-Through SRAM with NoBLArchitecture
2-Mbit (128K x 18) Flow-Through SRAM with NoBL??Architecture
|
| File Size |
506.25K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Silicon Solution, Inc.
|
| Part No. |
IS43R16800A1-5TL
|
| OCR Text |
...s every 64ms ? auto refresh and self refresh modes ? pre-charge power down and active power down modes ? lead-free availability 8meg x 16 12...driven from a single power converter output v tt meets the specification a minimum resistance of 42... |
| Description |
8Meg x 16 128-MBIT DDR SDRAM
|
| File Size |
2,178.48K /
72 Page |
View
it Online |
Download Datasheet |
| |
|
|
CYPRESS[Cypress Semiconductor]
Cypress Semiconductor Corp.
Cypress Semiconductor, Corp.
|
| Part No. |
CY7C1350G-250BGI CY7C1350G CY7C1350G-100AXC CY7C1350G-100AXI CY7C1350G-100BGC CY7C1350G-100BGI CY7C1350G-133AXC CY7C1350G-133AXI CY7C1350G-133BGC CY7C1350G-133BGI CY7C1350G-166AXC CY7C1350G-166AXI CY7C1350G-166BGC CY7C1350G-166BGI CY7C1350G-200AXC CY7C1350G-200AXI CY7C1350G-200BGC CY7C1350G-200BGI CY7C1350G-225AXC CY7C1350G-225AXI CY7C1350G-225BGC CY7C1350G-225BGI CY7C1350G-250AXC CY7C1350G-250AXI CY7C1350G-250BGC
|
| OCR Text |
...t to ZBTTM devices * Internally self-timed output buffer control to eliminate the need to use OE * Byte Write capability * 128K x 36 common ...driven LOW in order to load a new address. Clock Input. Used to capture all synchronous inputs to th... |
| Description |
4-Mbit (128K x 36) Pipelined SRAM with NoBL(TM) Architecture
Mechanism, 2-inch wide, compact, Easy Load and platen detect
Mechanism, 2-inch wide, Hi-speed, compact Easy Load
Parallel Mini Interface Board with cutter controller for 6x8MCL35x
Mechanism, ELM w/low profile cutter (full or partial cut)
Mechanism, 2-inch wide, Hi-speed, compact, rear feed and platen detect 128K X 36 ZBT SRAM, 2.6 ns, PQFP100
Mechanism, 2-inch wide, compact Easy Load, 3V logic 128K X 36 ZBT SRAM, 2.6 ns, PBGA119
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture 128K X 36 ZBT SRAM, 4 ns, PBGA119
|
| File Size |
295.74K /
15 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
