| |
|
 |
ICS
|
| Part No. |
MK2058-01 MK205801
|
| OCR Text |
...te input reference clocks. Upon reselection of the input clock, clock glitches on the output clock will not be generated due to the "fly-wheel" effect of the VCXO (the quartz crystal is a high-Q tuned circuit). When the input clocks are not... |
| Description |
Communications Clock Jitter Attenuator
From old datasheet system
|
| File Size |
103.70K /
10 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ICS
|
| Part No. |
M2004-X4
|
| OCR Text |
...mpliance during reference clock reselection * Differential LVPECL output * Reference clock inputs support differential LVDS, LVPECL, as well as single-ended LVCMOS, LVTTL * Industrial temperature available * Single 3.3V power supply * Small... |
| Description |
SAW PLL Frequency Translation Family with Loss of Lock indicator and Hitless Switching options
|
| File Size |
69.65K /
1 Page |
View
it Online |
Download Datasheet |
| |
|
|
LSI, Corp.
|
| Part No. |
SYM53C710
|
| OCR Text |
...elect/reselect during selection/reselection 2-27 2.7.3 synchronous operation 2-28 chapter 3 signal descriptions chapter 4 registers 4.1 register descriptions 4-1 chapter 5 instruction set of the i/o processor 5.1 getting started 5-3 5.2 i/o... |
| Description |
32-Bit SCSI I/O Processor(32位SCSI I/O处理 32位SCSI I / O处理器（32位的SCSI的I / O处理器）
|
| File Size |
1,669.21K /
248 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Circuit System
|
| Part No. |
M2006-12
|
| OCR Text |
...mpliance during reference clock reselection. Hitless Switching (HS) engages when a 4ns or greater clock phase change is detected.
This phase-change triggered implementation of HS is not recommended when using an unstable reference (more th... |
| Description |
VCSO BASED FEC CLOCK PLL
|
| File Size |
262.41K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
M2006-03
|
| OCR Text |
...se changes upon input reference reselection.
FEATURES
Integrated SAW (surface acoustic wave) delay line VCSO center frequency of 491.52MHz Jitter 9ps rms, typical, over 100Hz to 12kHz Jitter 3ps rms, typical, over 12kHz to 1GHz PLL ... |
| Description |
SAW PLL for Frequency Translation with Add/Drop feature and Hitless Switching option
|
| File Size |
223.26K /
6 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
ICS2059GI-02T
|
| OCR Text |
...e input reference clocks. upon reselection of the input clock, clock glitches on the output clock will not be generated due to the ?fly-wheel? effect of the vcxo (the quartz crystal is a high-q tuned circuit). when the input clocks are... |
| Description |
27 MHz, VIDEO CLOCK GENERATOR, PDSO16
|
| File Size |
314.51K /
12 Page |
View
it Online |
Download Datasheet |
|
For
reselection Found Datasheets File :: 86 Search Time::1.891ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | <8> | 9 | |
▲Up To
Search▲ |
|
Price and Availability
|
