| |
|
 |
Intel
|
| Part No. |
FW21555
|
| OCR Text |
...O CSR accesses I2O message unit doorbell registers for software generation of primary and secondary bus interrupts, 16 bits per interface Eight Dwords of scratchpad registers Generic own bit (can memory-map) semaphore Parallel flash ROM int... |
| Description |
PCI-to-PCI Bridge
|
| File Size |
183.00K /
30 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Intel Corp
|
| Part No. |
80960VH
|
| OCR Text |
...- Four Message Registers -- Two doorbell Registers
s
s
s
s
s
Memory Controller -- 256 Mbytes of 32- or 36-Bit DRAM -- Interleaved or Non-Interleaved DRAM -- Fast Page-Mode DRAM Support -- Extended Data Out DRAM Support -- ... |
| Description |
Peripheral IC - Datasheet Reference
From old datasheet system
|
| File Size |
445.23K /
64 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
|
| Part No. |
MPC8260AED MPC8260AEC
|
| OCR Text |
...standard as well as message and doorbell registers -- Supports the I2O standard -- Hot-Swap friendly (supports the Hot Swap Specification as defined by PICMG 2.1 R1.0 August 3, 1998) -- Support for 66 MHz, 3.3 V specification -- 60x-PCI bus... |
| Description |
(HiP4) Family Hardware Specifications
|
| File Size |
329.64K /
48 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
|
| Part No. |
MPC8240TD MPC8240TS
|
| OCR Text |
...-PCI memory N Message unit Two doorbell registers Inbound and outbound messaging registers I2O message controller N I2C controller with full master/slave support N Embedded programmable interrupt controller (EPIC) Five hardware interrup... |
| Description |
Integrated Processor Technical Summary
|
| File Size |
150.59K /
20 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
