| |
|
 |
Cypress
|
| Part No. |
CY7C1347G
|
| OCR Text |
...o pins. when low, the i/o pins behave as outputs. w hen deasserted high, i/o pins are tri-stated, and act as input data pins. oe is masked during the first clock of a read cycle when emerging from a deselected state. adv input- synchr... |
| Description |
4-Mbit (128K x 36) Pipelined Sync SRAM
|
| File Size |
340.81K /
19 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress Semiconductor Corp.
Cypress Semiconductor, Corp.
|
| Part No. |
CY7C1347F-166AC CY7C1347F-166AI CY7C1347F-166BGC CY7C1347F-166BGI CY7C1347F-166BZC CY7C1347F-250BGC CY7C1347F-133BZC CY7C1347F-133BGI CY7C1347F-200BGC
|
| OCR Text |
.../o pins. when low, the i/o pins behave as outputs. when deasserted high, i/o pins are three-stated, and act as input data pins. oe is masked during the first clock of a read cycle when emerging from a deselected state. adv adv input- sy... |
| Description |
4-Mbit (128K x 36) Pipelined Sync SRAM 128K X 36 CACHE SRAM, 4 ns, PBGA165
4-Mbit (128K x 36) Pipelined Sync SRAM 128K X 36 CACHE SRAM, 4 ns, PBGA119
4-Mbit (128K x 36) Pipelined Sync SRAM 128K X 36 CACHE SRAM, 3.5 ns, PBGA119
4-Mbit (128K x 36) Pipelined Sync SRAM 128K X 36 CACHE SRAM, 3.5 ns, PQFP100
4-Mbit (128K x 36) Pipelined Sync SRAM 128K X 36 CACHE SRAM, 2.8 ns, PBGA119
4-Mbit (128K x 36) Pipelined Sync SRAM 4兆位28K的36）流水线同步静态存储器
|
| File Size |
424.20K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
SGS Thomson Microelectronics
|
| Part No. |
AN453
|
| OCR Text |
behave in extreme overload conditions by u. moriconi the tde1897/8 is a monolithic intelligent power switch (ips) in high side configuration and bcd tecnology (see fig.1),dedicated to drive resistive and inductive load such as lamps, relays... |
| Description |
HOW THE TDE1897/98 behave IN EXTREME OVERLOAD CONDITIONS
|
| File Size |
59.13K /
6 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor Corp.
|
| Part No. |
CY7C1218H CY7C1218H-133AXI
|
| OCR Text |
...o pins. when low, the i/o pins behave as outputs. when deassert ed high, i/o pins are tri-stated, and act as input data pins. oe is masked during the first clock of a read cycle when emerging from a deselected state. adv input- synchr... |
| Description |
1-Mbit (32K x36) Pipelined Sync SRAM
|
| File Size |
354.23K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor Corp.
|
| Part No. |
CY7C1231H-133AXI CY7C1231H-133AXC
|
| OCR Text |
...ow, the i/o pins are allowed to behave as outputs. when deasserted high, i/o pins ar e tri-stated, and act as input data pins. oe is masked during the data portion of a write sequence, during the first clock when emerging from a deselec... |
| Description |
2-Mbit (128K x 18) Flow-Through SRAM with NoBLArchitecture
2-Mbit (128K x 18) Flow-Through SRAM with NoBL??Architecture
|
| File Size |
506.25K /
12 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
