| |
|
 |
N.A.
|
| Part No. |
AIT2139
|
| OCR Text |
...es. The processor is capable of accepting the multi-sync inputs in the master mode operation. The processor provides a clock and an odd/even signal to the FIFO or the external memory devices. The VGA data read-in time is not necessary to be... |
| Description |
VGA to NTSC/PAL Encoder
|
| File Size |
1,985.51K /
36 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Hynix
|
| Part No. |
GL3276A
|
| OCR Text |
...iving preamplifiers. Capable of accepting a photodiode directly, these ICs house a high gain initial amplifier, a limiter, a band-pass filter, a detection circuit and a waveform shaping circuit assembled on a single chip.
Pin configurati... |
| Description |
IC,REMOTE-CONTROL AMPLIFIER/PREAMPLIFIER,SINGLE,BIPOLAR,SOP,8PIN,PLASTIC
|
| File Size |
32.63K /
4 Page |
View
it Online |
Download Datasheet |
| |
|
|
Zarlink
|
| Part No. |
SP5610
|
| OCR Text |
...o the read mode, the controller accepting the data must pull the SDA line low during all status byte acknowledge periods to read another status byte. If the controller fails to pull the SDA line low during this period, the device generates ... |
| Description |
1.3GHz BI–DIRECTIONAL I2C BUS CONTROLLED SYNTHESISER
|
| File Size |
446.78K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
Zarlink
|
| Part No. |
SL2100
|
| OCR Text |
... into read mode, the controller accepting the data must pull the
4
SL2100
Datasheet
Charge pump current The charge pump current can be programmed by bits C1 & C0 within data byte 4, as defined in figure (24). The test modes are de... |
| Description |
Single chip synthesised broadband converter
|
| File Size |
268.25K /
25 Page |
View
it Online |
Download Datasheet |
| |
|
|
CHRONTEL
|
| Part No. |
CH7017
|
| OCR Text |
...0 pixels. * LVDS low jitter PLL accepting EMI reduction input. * LVDS 18-bit and 24-bit outputs. * 2D dither engine. * Panel protection and Power-Down sequencing. * Programmable power management. * * * * * * Support for second CRT DAC bypas... |
| Description |
Display Controller Device Which Accepts Two Digital Graphics Input Data Streams
|
| File Size |
205.59K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
MK1575-01
|
| OCR Text |
... bandwidth which is needed when accepting low frequency input clocks such as those listed in the tables on page 1.
page 3) the output clock frequency can be increased. Refer to the Output Frequency Calculation table below.
CLK1 to FBI... |
| Description |
Low Cost Clock Recovery PLL
|
| File Size |
127.56K /
12 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
