|
|
|
Integrated Device Technology, Inc.
|
Part No. |
ICSSSTUAF32866CHLFT
|
OCR Text |
...nputs. package options include 96-ball lfbga (mo-205cc). features ? 25-bit 1:1 or 14-bit 1:2 registered buffer with parity check functionality ? supports sstl_18 jedec specification on data inputs and outputs ? supports lvcmos switching ... |
Description |
25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
|
File Size |
556.17K /
31 Page |
View
it Online |
Download Datasheet |
|
|
|
IDT
|
Part No. |
ICSSSTUAF32866C
|
OCR Text |
...nputs. package options include 96-ball lfbga (mo-205cc). features ? 25-bit 1:1 or 14-bit 1:2 registered buffer with parity check functionality ? supports sstl_18 jedec specification on data inputs and outputs ? supports lvcmos switching ... |
Description |
25-BIT CONFIGURABLE REGISTERED BUFFER
|
File Size |
580.80K /
31 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|