| |
|
 |
Atmel
|
| Part No. |
AT91SAM7S32-AI
|
| OCR Text |
Thumb(R) Processor
- High-performance 32-bit RISC Architecture - High-density 16-bit Instruction Set - Leader in MIPS/Watt - Embedded ICE I...Based on Power-on Reset and Low-power Factory-calibrated Brownout Detector - Allows External Reset S... |
| Description |
AT91 ARM THUMB BASED MICROCONTROLLERS
|
| File Size |
2,424.99K /
446 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Triscend
|
| Part No. |
TA7S20
|
| OCR Text |
...Superior code density using the Thumb(R) instruction set * 54 MIPS (Dhrystone 2.1) at 60 MHz * Low latency, real-time interrupt response * F...based Configurable System Logic (CSL) matrix * Next-generation embedded programmable logic architect... |
| Description |
(TA7S04 / TA7S20) Triscend A7S Configurable System-on-Chip Platform
|
| File Size |
1,611.14K /
198 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel
|
| Part No. |
AT91RM3400-AI-001
|
| OCR Text |
thumb ? processor ? embedded ice in-circuit emulation, debug communication channel support 96k bytes of internal high-speed sram 256k b...based microcontroller at91rm3400
2 at91rm3400 1790a?atarm?11/03 description the at91rm3400 is a f... |
| Description |
ARM7TDMI based Microcontroller
|
| File Size |
2,363.34K /
461 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel Corp.
|
| Part No. |
AT91SC512384RCT
|
| OCR Text |
...ormance 32-bit instruction set ?thumb ? high-code-density 16-bit instruction set von neumann load/store architecture ? single 32-bit data...based on the arm sc100 advanced secure processor. this general purpose 32-bit processor offers hig... |
| Description |
32-bit Secure Microcontrollers
|
| File Size |
43.07K /
5 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
