| |
|
 |
|
| Part No. |
TC59SM808CMBL-80
|
| OCR Text |
...input/output cs chip select ras row address strobe cas column address strobe we write enable dqm (tc59sm808/m804) udqm/ldqm (tc59sm816) output disable/write mask clk clock input cke clock enable v cc power ( + 3.3 v) v ss ground v ccq power... |
| Description |
32M X 8 SYNCHRONOUS DRAM, 6 ns, PBGA60
|
| File Size |
2,246.80K /
50 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Sanyo Electric Co.,Ltd.
|
| Part No. |
LC863316
|
| OCR Text |
...line number can be set for each row independently (rows can be overlapped) - horizontal display start position can be set for each row independently - horizontal pitch (bit 9 - 16) *1 and vertical pitch (bit-32) can be set for each row i... |
| Description |
8-Bit Single Chip Microcontroller
|
| File Size |
654.14K /
20 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
HYNIX SEMICONDUCTOR INC
|
| Part No. |
HY5DU561622ELTP-JI
|
| OCR Text |
...1622e(l)tp-xi pin configuration row and column address table items 32mx8 16mx16 organization 8m x 8 x 4banks 4m x 16 x 4banks row address a0 - a12 a0 - a12 column address a0-a9 a0-a8 bank address ba0, ba1 ba0, ba1 auto precharge flag a10 a1... |
| Description |
16M X 16 DDR DRAM, 0.7 ns, PDSO66
|
| File Size |
235.26K /
29 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
VANGUARD INTERNATIONAL SEMICONDUCTOR CORP
|
| Part No. |
VG26V17400DJ-5
|
| OCR Text |
...ction a0 - a10 address inputs - row address a0 - a10 - column address a0 - a10 - refresh address a0 - a10 dq1 ~ dq4 data - in/data - out ras row address strobe cas column address strobe we write enable oe ... |
| Description |
4M X 4 FAST PAGE DRAM, 50 ns, PDSO24
|
| File Size |
254.84K /
25 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
PROMOS TECHNOLOGIES INC
|
| Part No. |
V58C2512164SBI5 V58C2512804SBJ5 V58C2512804SBLE5
|
| OCR Text |
...clock enable cs chip select ras row address strobe cas column address strobe we write enable dqs (udqs, ldqs) data strobe (bidirectional) a 0 ?a 12 address inputs ba 0 , ba 1 bank select dq?s data input/output dm (udm, ldm) data mask v dd p... |
| Description |
32M X 16 DDR DRAM, 0.7 ns, PDSO66 64M X 8 DDR DRAM, 0.7 ns, PBGA60 64M X 8 DDR DRAM, 0.7 ns, PDSO66
|
| File Size |
923.94K /
61 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|