| |
|
 |

INTERSIL[Intersil Corporation]
|
| Part No. |
CD40174BMS FN3359
|
| OCR Text |
...= VDD or GND 9 10, 11 TTHL TTLH fcl VDD = 5V, VIN = VDD or GND 9 10, 11 VDD = 5V, VIN = VDD or GND 9 10, 11 +25oC +125oC, -55oC LIMITS MIN 3.5 3.5/1.35 MAX 300 405 200 270 200 270 UNITS ns ns ns ns ns ns MHz MHz
PARAMETER Propagation Del... |
| Description |
CMOS Hex ‘D?Type Flip-Flop CMOS Hex ‘D’-Type Flip-Flop From old datasheet system CMOS Hex ??Type Flip-Flop CMOS Hex D-Type Flip-Flop D-Type Flip Flop, Hex, Rad-Hard, CMOS, Logic
|
| File Size |
68.99K /
8 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Fujitsu Media Devices
|
| Part No. |
MB89560A MB89567A
|
| OCR Text |
...1/FCH*7 for main clock, Min 214/fcl*7 for sub clock 17-bit Interrupt cycle: 31.25 ms, 0.25 s, 0.50 s, 1.00 s, 2.00 s, 4.00 s/32.768 kHz for subclock Can be operated either as a 2-channel 8-bit timer/counter (Timer 1 and Timer 2, each with i... |
| Description |
(MB89560A Series) 8-bit Proprietary Microcontroller CMOS
|
| File Size |
433.06K /
60 Page |
View
it Online |
Download Datasheet
|
| |
|
 |

http:// INTERSIL[Intersil Corporation] Intersil, Corp.
|
| Part No. |
CD4017BMS CD4022BMS FN3297 CD4017BDMSR
|
| OCR Text |
...HL2 TPLH2 TPHL3 TPLH3 TTHL TTLH fcl
CONDITIONS (Note 1, 2) VDD = 5V, VIN = VDD or GND
Maximum Clock Input Frequency NOTES:
1. CL = 50pF, RL = 200K, Input TR, TF < 20ns. 2. -55oC and +125oC limits guaranteed, 100% testing being impl... |
| Description |
From old datasheet system CMOS Counter/Dividers 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 10-BIT UP RING COUNTER, CDIP16 BRAZE SEALED, DIP-16
|
| File Size |
156.58K /
10 Page |
View
it Online |
Download Datasheet
|
| |
|
 |

INTERSIL[Intersil Corporation]
|
| Part No. |
CD4027BMS FN3302 CD4027
|
| OCR Text |
...= VDD or GND 9 10, 11 TTLH TTHL fcl VDD = 5V, VIN = VDD or GND 9 10, 11 VDD = 5V, VIN = VDD or GND 9 10, 11 +25oC +125oC, -55oC +25oC +125oC, -55oC +25 C +125oC, -55oC +25oC +125oC, -55oC +25oC +125oC, -55oC
o
LIMITS MIN 3.5 3.5/1.35 MA... |
| Description |
J-K Flop Flop, Master-Slave, Dual, Rad-Hard, CMOS, Logic CMOS Dual J-K Master-Slave Flip-Flop From old datasheet system
|
| File Size |
71.39K /
8 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|