| |
|
 |
STMICROELECTRONICS[STMicroelectronics]
|
| Part No. |
ST72P561AR6 ST72P561AR9 ST72P561J6 ST72P561J9 ST72P561K6 ST72P561K9 ST72P561R6 ST72P561R9 ST72F561J6 ST72F561J9 ST72F561R6 ST72561 ST72561AR9 ST72561J6 ST72561K6 ST72561K9 ST72561R6 ST72561R9 ST72F561AR6 ST72F561AR9 ST72F561K6 ST72F561K9 ST72F561R9 ST72561AR6 ST72561J9
|
| OCR Text |
...rs - 16-bit Timer with: 2 input captures, 2 output compares, external clock input, PWM and pulse generator modes - 8-bit Timer with: 1 or 2 input captures, 1 or 2 output compares, PWM and pulse generator modes - 8-bit PWM Auto-Reload Timer ... |
| Description |
8-BIT MCU WITH FLASH OR ROM, 10-BIT ADC, 5 TIMERS, SPI, LINSCI , ACTIVE CAN
|
| File Size |
1,886.14K /
262 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress Semiconductor Corp.
|
| Part No. |
CY7C1330 7C1330
|
| OCR Text |
...n-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access. The CY7C1330 supports either the interleaved burst sequence or a linear burst sequence... |
| Description |
64K x 32 Synchronous-Pipelined Cache RAM(64K x 32 同步流水线式高速缓冲存储器 RAM)
From old datasheet system
|
| File Size |
316.54K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor Corp.
|
| Part No. |
CY7C1332 CY7C1331 7C1331
|
| OCR Text |
...8.5 ns. A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. The CY7C1331 is designed for Intel Pentium and i486 CPU-based systems; its counter follows the ... |
| Description |
64K x 18 Synchronous Cache 3.3V RAM(3.3V 64K x 18 同步高速缓冲存储器 RAM) 64K的18同步高速缓.3V的内存电压（3.3V 64K的18同步高速缓冲存储器的RAM
From old datasheet system
64K x 18 SynchronousCache 3.3V RAM
|
| File Size |
312.37K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor Corp.
|
| Part No. |
CY7C1335 7C1335 CY7C1335-100AC
|
| OCR Text |
...n-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access. Byte write operations are qualified with the four Byte Write Select (BW[3:0]) inputs. ... |
| Description |
32K X 32 CACHE SRAM, 5 ns, PQFP100
32K x 32 Synchronous-Pipelined Cache RAM(32K x 32 同步流水线式高速缓冲存储器 RAM) 32K的32同步流水线缓存内存（32K的32同步流水线式高速缓冲存储器的RAM
From old datasheet system
|
| File Size |
277.35K /
15 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
