| |
|
 |
Cypress Semiconductor Corp.
|
| Part No. |
CY7C09089 CY7C09079A CY7C09099 CY7C91089 CY7C91099 CY7C91079A 7C09199A CY7C09089A
|
| OCR Text |
...eed clock to data access 6.5[1]/7.5/9/12 ns (max.) * Low operating power -- Active = 195 mA (typical) -- Standby = 0.05 mA (typical) * Fully...8r I/O Control
15/16/17
[3]
15/16/17
A0-A14/15/16L CLK L ADSL CNTEN L CNTRST L
Counter/ A... |
| Description |
64K x 8 Synchronous Dual-Port Static RAM(64K x 8 同步双端口静态RAM)
From old datasheet system
32K/64K/128K x 8/9Synchronous Dual-Port Static RAM
|
| File Size |
329.65K /
18 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress Semiconductor, Corp.
Cypress Semiconductor Corp.
CYPRESS[Cypress Semiconductor]
|
| Part No. |
CY7C09199V CY7C09199V-12AC CY7C09199V-6AC CY7C09199V-7AC CY7C09179V CY7C09179V-12AC CY7C09179V-6AC CY7C09179V-7AC CY7C09179V-9C CY7C09079V-6AC CY7C09079V-7AC CY7C09079V-9AC CY7C09089V-12AC CY7C09099V-6AC CY7C09099V-7AC CY7C09089V CY7C09099V-12AC CY7C09099V CY7C09199V-9AI CY7C09079V CY7C09079V-12AC CY7C09079V-7AI CY7C09089V-6AC CY7C09089V-7AC CY7C09089V-9AC CY7C09099V-9AC CY7C09099V-9AI CY7C09189V CY7C09189V-12AC CY7C09189V-6AC CY7C09189V-7AC CY7C09189V-9AC CY7C09199V-9AC CY7C09179V-9AC
|
| OCR Text |
...eed clock to data access 6.5[1]/7.5[1]/9/12 ns (max.) * 3.3V low operating power -- Active= 115 mA (typical) -- Standby= 10 A (typical) * Fu...8r I/O Control
15/16/17
[3]
15/16/17
A0-A14/15/16L CLKL ADSL CNTENL CNTRSTL
Counter/ Addr... |
| Description |
3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM 64K X 9 DUAL-PORT SRAM, 25 ns, PQFP100
3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM 32K X 9 DUAL-PORT SRAM, 25 ns, PQFP100
3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM 32K X 8 DUAL-PORT SRAM, 18 ns, PQFP100
SM Series Subminiature Basic Switch, Single Pole Double Throw (SPDT), 250 Vac, 11 A, Pin Plunger Actuator, Solder Termination
Memory
|
| File Size |
331.80K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
Zarlink
|
| Part No. |
MT90840
|
| OCR Text |
...PCKo
C4/8r1
C4/8r2
AD0-7
DS/RD
Figure 1 - Functional Block Diagram
AS/ALE
DTA
VDD
IRQ
CS
2-231
MT90840
...8r bit (high) in the TIM Register, this input receives the 4.096 or 8.192 MHz serial port clock refe... |
| Description |
Distributed Hyperchannel Switch
|
| File Size |
578.51K /
51 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY7C09079 CY7C91079 7C09199
|
| OCR Text |
...eed clock to data access 6.5[1]/7.5/9/12 ns (max.) * Low operating power -- Active = 195 mA (typical) -- Standby = 0.05 mA (typical) * Fully...8r I/O Control
15/16/17
[3]
15/16/17
A0-A14/15/16L CLK L ADSL CNTEN L CNTRST L
Counter/ A... |
| Description |
32K/64K/128K x 8/9Synchronous Dual-Port Static RAM
From old datasheet system
|
| File Size |
336.72K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY7C09269 CY7C09369 7C09389
|
| OCR Text |
...eed clock to data access 6.5[1]/7.5/9/12 ns (max.) * Low operating power -- Active = 195 mA (typical) -- Standby = 0.05 mA (typical) * Fully...8r
14/15/16
[3]
Counter/ Address Register Decode
True Dual-Ported RAM Array
Counter/ Ad... |
| Description |
16K/32K/64K x16/18Synchronous Dual Port Static RAM
From old datasheet system
|
| File Size |
345.01K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY7C09359AV 7C09359AV
|
| OCR Text |
...High-speed clock to data access 7.5[1, 2]/9/12 ns (max.) * 3.3V Low operating power -- Active = 135 mA (typical) -- Standby = 10 A (typical)...8r
12/13 12/13
Counter/ Address Register Decode
True Dual-Ported RAM Array
Counter/ Addres... |
| Description |
3.3V 4K/8K x 18Synchronous Dual-Port Static RAM
From old datasheet system
|
| File Size |
329.18K /
16 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
