| |
|
 |
Zarlink
|
| Part No. |
MT933
|
| OCR Text |
...0 Clock Recovery circuit uses a phaselocked Loop (PLL) to derive a sampling clock from the incoming signal. The recovered clock runs at the symbol bit rate rate (nominally 125MHz) and is used to clock the MLT3 decoder and the Serial to Para... |
| Description |
3.3V 10/100 Fast Ethernet Transceiver to MII
|
| File Size |
215.01K /
19 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Sanyo
|
| Part No. |
LC7219M LC7219
|
| OCR Text |
...d LC7219M are high-performance, phaselocked loop (PLL) frequency synthesizer ICs that operate over the AM and FM radio wavebands. They feature excellent frequency tracking, making them ideal as reference frequency sources for use in AM/FM t... |
| Description |
CMOS IC
|
| File Size |
150.03K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
Maxim Integrated Products, Inc.
MAXIM - Dallas Semiconductor
|
| Part No. |
MAX3953
|
| OCR Text |
...ET applications. The integrated phaselocked loop (PLL) recovers a clock from the serial data input, and the data is then retimed and demultiplexed into 16 parallel LVDS outputs. Using Maxim's SiGe bipolar process, the MAX3953 can achieve 0.... |
| Description |
10Gbps 1:16 Deserializer with Clock Recovery
|
| File Size |
308.32K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
MAXIM - Dallas Semiconductor
|
| Part No. |
MAX1426EVKIT
|
| OCR Text |
...h as the HP 8664B for the input phaselocked with a second low-jitter clock generator, will give the best results. In addition, lowpass or bandpass filters should be used on the input signal to ensure that the MAX1425's low-distortion charac... |
| Description |
Evaluation Kit for the MAX1425/MAX1426
|
| File Size |
342.21K /
7 Page |
View
it Online |
Download Datasheet |
| |
|
|
MAXIM[Maxim Integrated Products]
Maixm
MAXIM - Dallas Semiconductor
|
| Part No. |
MAX3880 MAX3880EC MAX3880ECB
|
| OCR Text |
...ice combines a fully integrated phaselocked loop (PLL), input amplifier, data retiming block, 16-bit demultiplexer, clock divider, and LVDS output buffer (Figure 3). The PLL consists of a phase/frequency detector (PFD), a loop filter, and a... |
| Description |
3.3V, 2.488Gbps, SDH/SONET 1:16 deserializer with clock recovery.
|
| File Size |
191.28K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
MAXIM[Maxim Integrated Products]
|
| Part No. |
MAX7033 MAX7033EUI MAX7033ETJ
|
| OCR Text |
...age-rejection mixer, an on-chip phaselocked loop (PLL) with integrated voltage-controlled oscillator (VCO), a 10.7MHz IF limiting amplifier stage with received-signal-strength indicator (RSSI), and analog baseband data-recovery circuitry. T... |
| Description |
315MHz/433MHz ASK Superheterodyne Receiver with AGC Lock
|
| File Size |
820.54K /
16 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
