Part Number Hot Search : 
MLL5231B 9563GH M1212 MK3754A MAX1120 AD7821 01000 TI710
Product Description
Full Text Search
  mcr Datasheet PDF File

For mcr Found Datasheets File :: 539    Search Time::1.828ms    
Page :: | 1 | 2 | 3 | 4 | 5 | <6> | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |   

    XR16C2850 XR16C2850IM48 XR16C2850CJ44 XR16C2850IP40 XR16C2850CM48 XR16C2850CP40 XR16C2850IJ44

EXAR[Exar Corporation]
Part No. XR16C2850 XR16C2850IM48 XR16C2850CJ44 XR16C2850IP40 XR16C2850CM48 XR16C2850CP40 XR16C2850IJ44
OCR Text ...through the software setting of mcr[3]. INTA or INTB is set to the active mode and OP2A# or OP2B# output to a logic 0 when mcr[3] is set to a logic 1. INTA or INTB is set to the three state mode and OP2A# or OP2B# to a logic 1 when mcr[3] i...
Description Dual UART with TX and RX FIFO Counters, 128 Bytes of FIFOs and Automatic RS-485 Half Duplex Control
3.3V AND 5V DUART WITH 128-BYTE FIFO

File Size 303.77K  /  43 Page

View it Online

Download Datasheet





    LS7166

LSI Corporation
LSI Computer Systems
Part No. LS7166
OCR Text ...ite to Master Control Register (mcr) Write to input control register (ICR) Write to output/counter control register (OCCR) Write to quadrature register (QR) Write to preset register (PR) and increment register address counter. Read output l...
Description 24-BIT QUADRATURE COUNTER

File Size 79.11K  /  12 Page

View it Online

Download Datasheet

    XR16V255207

Exar Corporation
Part No. XR16V255207
OCR Text ...eive interface is e nabled when mcr[6] = 0. in this mode, the tx signal will be high during reset or idle (no data). infrared irda transmit and receive interface is enabled when mcr[6] = 1. in the infrared mode, the inactive state (no d...
Description HIGH PERFORMANCE DUART WITH 16-BYTE FIFO

File Size 486.64K  /  48 Page

View it Online

Download Datasheet

    XR16V255107

Exar Corporation
Part No. XR16V255107
OCR Text ...ough the software set - ting of mcr[3]. inta is set to the active mode and op2a# output to a logic 0 when mcr[3] is set to a logic 1. inta is set to the three state mode and op2a# to a logic 1 when mcr[3] is set to a logic 0. see mcr[3]...
Description HIGH PERFORMANCE DUART WITH 16-BYTE FIFO AND POWERSAVE FEATURE

File Size 512.80K  /  51 Page

View it Online

Download Datasheet

    XR16V255007

Exar Corporation
Part No. XR16V255007
OCR Text ...hrough the software setting of mcr[3]. inta is set to the active mode and op2a# output low when mcr[3] is set to a logic 1. inta is set to the three state mode and op2a# output high when mcr[3] is set to a logic 0 (default). see mcr[3]...
Description HIGH PERFORMANCE DUART WITH 16-BYTE FIFO

File Size 478.61K  /  48 Page

View it Online

Download Datasheet

    XR19L20007

Exar Corporation
Part No. XR19L20007
OCR Text ...hrough t he software setting of mcr[3]: set to the active mode when mcr[3] is set to a logic 1, and set to the three state mode when mcr[3] is set to a logic 0. see mcr[3]. when i/m# pin is low, it selects motorola bus interface and th...
Description SINGLE CHANNEL INTEGRATED UART AND RS-232 TRANSCEIVER

File Size 278.06K  /  40 Page

View it Online

Download Datasheet

    XR16L78805

Exar Corporation
Part No. XR16L78805
OCR Text ...e flow control, see efr bit-6, mcr bits-1 & 2, fctr bits 0-3 and ier bit-6 2) rs485 half-duplex direction control, see fctr bit-5, mcr bit-2 and msr bits 4-7. cts0# 99 i uart channel 0 clear to send or general purpose input (active ...
Description HIGH PERFORMANCE 2.97V TO 5.5V OCTAL UART

File Size 475.41K  /  54 Page

View it Online

Download Datasheet

    Philips
Part No. SC16C2550
OCR Text ...TB. INTA, INTB are enabled when mcr bit 3 is set to a logic 1, interrupts are enabled in the interrupt enable register (IER), and is active when an interrupt condition exists. Interrupt conditions include: receiver errors, available receive...
Description Dual UART with 16 bytes of transmit and receive FIFOs

File Size 197.29K  /  46 Page

View it Online

Download Datasheet

    Philips
Part No. SC16C2552
OCR Text ...TB. INTA, INTB are enabled when mcr bit 3 is set to a logic 1, interrupts are enabled in the interrupt enable register (IER), and when an interrupt condition exists. Interrupt conditions include: receiver errors, available receiver buffer d...
Description Dual UART with 16-byte transmit and receive FIFOs

File Size 157.38K  /  38 Page

View it Online

Download Datasheet

For mcr Found Datasheets File :: 539    Search Time::1.828ms    
Page :: | 1 | 2 | 3 | 4 | 5 | <6> | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |   

▲Up To Search▲

 




Price and Availability




 
Price & Availability of mcr

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X
1.5150887966156