| |
|
 |
|
| Part No. |
MT5HTF3272KY-40EXX
|
| OCR Text |
...h mode register, including mr, emr, emr(2), or emr(3), is loaded during the lm command. a0?a12 input (sstl_18) address inputs: provide the row address for active commands and the column address and auto precharge bit (a10) for read/writ... |
| Description |
32M X 72 DDR DRAM MODULE, 0.9 ns, ZMA244
|
| File Size |
245.56K /
15 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
|
| Part No. |
MT47H512M8THM-25 MT47H1G4THM-3
|
| OCR Text |
...ich mode register including mr, emr, emr(2), and emr(3) is loaded during the load mode command. e8, f8 ck, ck# input clock: ck and ck# are differential clock inputs. all address and control input signals are sampled on the crossing of the ... |
| Description |
512M X 8 DDR DRAM, PBGA63 12 X 14 MM, LEAD FREE, FBGA-63
1G X 4 DDR DRAM, PBGA63
|
| File Size |
289.09K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
hynix
|
| Part No. |
H5PS1G63EFR
|
| OCR Text |
...gth driver option controlled by emr * On Die Termination supported www.DataSheet4U.com Chip Driver Impedance Adjustment supported * Off * Read Data Strobe supported (x8 only) * Self-Refresh High Temperature Entry * Average Refresh Period 7.... |
| Description |
1Gb DDR21 SDRAM
|
| File Size |
1,403.49K /
80 Page |
View
it Online |
Download Datasheet |
| |
|
|
Lineage Power
|
| Part No. |
SLC1655
|
| OCR Text |
...
TMRCLK RESET MCLK
s
* emr: Optional emulation ROM.
s
Figure 1. VHDL Top Level Entity Description Table 1. Signal Descriptions Signal Name MCLK PCLK* PCOUT0-2[7:0] PDAT* PLCH* PROG* PTINO-2[7:0] PTOUT0-2[7:0] PTSTB0-2 RESET S... |
| Description |
8-bit RISC Microcontroller(8位RISC微控制器)
|
| File Size |
123.83K /
6 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
