| |
|
 |
Integrated Device Techn...
|
| Part No. |
IDT82V3911
|
| OCR Text |
... and one for the receive path ? selectable dpll bandwidth: 18 hz and 35 hz ? integrates 2 jitter attenuating aplls to generate ultra-low jitter clocks ? supports 3 clock modes: sonet, ethernet, and ethernet lan- phy ? supports up to two cry... |
| Description |
Supports manual and automatic selected input clock switch
|
| File Size |
136.56K /
12 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ST Microelectronics
|
| Part No. |
LED1642GWTTR
|
| OCR Text |
...auto power saving/auto-wakeup ? selectable sdo synchronization on the clk falling edge ? gradual output delay (selectable) ? supply voltage: 3 v to 5.5 v ? thermal shutdown and overtemperature alert ? 30 mhz 4-wires interface ? 20 v curr... |
| Description |
16 Channels LED driver with Error detection, Current Gain Control and 12/16 bit PWM Brightness control
|
| File Size |
2,482.53K /
43 Page |
View
it Online |
Download Datasheet |
| |
|
|
Renesas Electronics Corporation
|
| Part No. |
R5F6417MADFE R5F6417MAPFD R5F6417MAPFE
|
| OCR Text |
...it: divide-by-2 to divide-by-24 selectable ? low power modes: wait mode, stop mode external bus expansion bus and memory expansion ? address space: 4 gbytes (of which up to 64 mbytes is user accessible) ? external bus interface: support ... |
| Description |
R32C/100 Series CPU Core
|
| File Size |
874.79K /
118 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Circuit Syst...
Integrated Device Techn...
|
| Part No. |
9DBU0841
|
| OCR Text |
...les for clock management and 3 selectable smbus addresses. recommended application 1.5v pcie gen1-2-3 zero delay/fanout buffer (zdb/fob) output features ? 8 ? 1-167mhz low-power (lp) hcsl dif pairs w/zo=100 ? key specifications ? dif cycl... |
| Description |
slew rate for each output
HCSL-compatible differential input
|
| File Size |
304.34K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Techn...
|
| Part No. |
9DBU0731AKILF 9DBU0731AKILFT
|
| OCR Text |
...es for clock management, and 3 selectable smbus addresses. recommended application 1.5v pcie gen1-2-3 fanout buffer (fob) output features ? 7 ? 1?167mhz low-power (lp) hcsl dif pairs key specifications ? dif additive cycle-to-cycle jitt... |
| Description |
7-Output 1.5V PCIe Gen1-2-3 Fanout Buffer
|
| File Size |
208.53K /
17 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
