| |
|
 |
PANASONIC[Panasonic Semiconductor]
|
| Part No. |
AN5392FBQ
|
| OCR Text |
...rameter Y-system (continued) DC regeneration ratio 1 DC regeneration ratio 2 DC regeneration ratio 3 Output blooming level Output blooming level variation amount White gradation correction 1 *2 White gradation correction 2 *2 Black extensio... |
| Description |
Luminance and color difference drive/cutoff signal processor IC with I2C bus
|
| File Size |
204.05K /
23 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
AMCC[Applied Micro Circuits Corporation]
|
| Part No. |
CS4805
|
| OCR Text |
...LOH pass-through or termination/regeneration device. * Built-in 192x48 cross-connects for STS-1 level cross-connection or add/drop, in both Mux and Demux directions. * Compliant with Bellcore GR-253, ITU G.707, and ANSI T1.105 -1995 standar... |
| Description |
SONET/SDH STS-48/STM-16 Framer/Pointer Processor
|
| File Size |
86.94K /
3 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
ZARLINK[Zarlink Semiconductor Inc]
|
| Part No. |
MV1442MPES MV1442 MV1442DPAS MV1442IG
|
| OCR Text |
...ry Signal allows Off-chip Clock regeneration * Loop Back Control * HDB3 Error Monitor * `All Ones' Error Monitor * Loss of Input Alarm * Low Power Operation * 2.048MHz or 1.544MHz Operation in External or Internal Clock Recovery mode * 8.44... |
| Description |
HDB3 Encoder/Decoder/Clock Regenerator
|
| File Size |
611.51K /
12 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
NEC[NEC]
|
| Part No. |
UPD16882GS UPD16882
|
| OCR Text |
...N OFF ON OFF Excited (operates) regeneration (brake) Excited (operates) regeneration (brake) Excited (operates) regeneration (brake) Excited (operates) regeneration (brake) Excited (operates) regeneration (brake) Excited (operates) Regenera... |
| Description |
MONOLITHIC CD-ROM/DVD-ROM 3-PHASE SPINDLE MOTOR DRIVER
|
| File Size |
186.60K /
20 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Sanyo Electric Co.,Ltd. SANYO[Sanyo Semicon Device]
|
| Part No. |
LC72705E LC72705
|
| OCR Text |
...tage) * Digital PLL based Clock regeneration circuit * Shift-register type 1T and 2T delay circuits * Block and frame synchronization detection circuit * Function for setting the number of allowable BIC errors, the number of synchronization... |
| Description |
FM Multiplex Receiver IC for VICS Systems(?ㄤ?VICS绯荤???M澶?矾?ユ??ㄨ??? CMOS IC
|
| File Size |
163.51K /
14 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|