| |
|
 |
SIEMENS AG
|
| Part No. |
HYB25M144180C HYB25R144180C HYB25M128160C
|
| OCR Text |
...is logic zero. 9 9 data byte a. nine pins which carry a byte of read or write data between the channel and the rdram. dqa8 is not used by rdrams with a x16 organization. cfm i rsl 2) 1 1 clock from master. interface clock used for receivi... |
| Description |
144-Mbit direct RDRAM(144 Mbit 直接 RDRAM)
144-MBit Direct RDRAM(144 M位直接RDRAM) 144兆位的直接的RDRAM144米位直接的RDRAM
128-Mbit direct RDRAM(128 Mbit ?存? RDRAM)
|
| File Size |
932.31K /
93 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Samsung Electronic
SAMSUNG [Samsung semiconductor]
SAMSUNG[Samsung semiconductor]
|
| Part No. |
K4R881869 K4R881869M K4R881869M-NCK8 K4R881869M-NBCCG6 K4R881869M-NCK7
|
| OCR Text |
... analog circuitry. Data byte A. Nine pins which carry a byte of read or write data between the Channel and the RDRAM. Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity. Clock from master. ... |
| Description |
288Mbit RDRAM 512K x 18 bit x 2*16 Dependent Banks Direct RDRAMTM
|
| File Size |
4,078.30K /
64 Page |
View
it Online |
Download Datasheet |
| |
|
|
SGS Thomson Microelectronics
|
| Part No. |
AN627
|
| OCR Text |
...cted in figure 3. vclk is given nine free clock cycles, during which the sda pin is held in its high impedance state. on the rising edge of ...channel specification, the host pc graphics controller board needs to provide a 2.2 k w pull-up res... |
| Description |
SERIAL EEPROM COMPATIBLE WITH PLUG-AND-PLAY VESA DISPLAY DATA CHANNEL (VERSIONS 1.0 AND 2.0)
|
| File Size |
97.59K /
14 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
