| |
|
 |
NXP
|
| Part No. |
TEF6657 TEF665X
|
| OCR Text |
...vement, demodulation, fm stereo decoding, weak signal processing, noise blanking, rds and darc support. stereo audio is provided in digital format on the i 2 s outputs and on the audio dac outputs. the tef6659 supports the hd radio and dig... |
| Description |
DSP-based radio tuner one-chip
|
| File Size |
142.77K /
8 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
|
| Part No. |
IBM39STB02101PBA22C
|
| OCR Text |
...decoder provides decompression, decoding, and synchronized playback of digital video streams with a minimum of host support. it produces interlaced video output and can support mpeg-2 com- pressed data streams up to an average rate of 15 mb... |
| Description |
SPECIALTY CONSUMER CIRCUIT, PBGA352
|
| File Size |
201.42K /
39 Page |
View
it Online |
Download Datasheet |
| |
|
|
PHILIPS[Philips Semiconductors]
|
| Part No. |
SAA7201H SAA7201
|
| OCR Text |
...ternal processing; all required decoding and presentation clocks are generated internally * Internal system time base at 90 kHz can be synchronized via CPU port * Flexible memory allocation under control of the external CPU enables optimize... |
| Description |
Integrated MPEG2 AVG decoder
|
| File Size |
162.28K /
36 Page |
View
it Online |
Download Datasheet |
| |
|
|
quicklogic
|
| Part No. |
V96SSC V96SSC_DS
|
| OCR Text |
...ers.
Table 2: BTYPE[1:0] Pin decoding BTYPE[1:0] 00 CPU Mode i960SA/SB Boot Address A[31, 26:24]="0000" Description 16-bit data bus, BE[1:0] valid for current cycle, both processor and V96SSC use 2x clock 32-bit data bus, BE[3:0] valid f... |
| Description |
HIGH-INTEGRATION SYSTEM CONTROLLER
FOR i960aSx/Jx AND PowerPC? 401Gx
PROCESSORS
From old datasheet system
|
| File Size |
157.66K /
20 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
