| |
|
 |
IDT
|
| Part No. |
IDT72V7250 IDT72V7240 IDT72V72100 IDT72V7230 IDT72V7290
|
| OCR Text |
...lag can default to one of eight preselected offsets Selectable synchronous/asynchronous timing modes for AlmostEmpty and Almost-Full flags Program programmable flags by either serial or parallel means Select IDT Standard timing (using EF an... |
| Description |
3.3 VOLT HIGH-DENSITY SUPERSYNC II? 72-BIT FIFO
|
| File Size |
423.44K /
42 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
IDT
|
| Part No. |
IDT72V2103 IDT72V2113
|
| OCR Text |
...lag can default to one of eight preselected offsets Selectable synchronous/asynchronous timing modes for AlmostEmpty and Almost-Full flags Program programmable flags by either serial or parallel means Select IDT Standard timing (using EF an... |
| Description |
3.3 VOLT HIGH-DENSITY SUPERSYNC II? NARROW BUS FIFO
|
| File Size |
418.72K /
45 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
IDT
|
| Part No. |
IDT72T36105 IDT72T36115
|
| OCR Text |
...lag can default to one of eight preselected offsets Program programmable flags by either serial or parallel means Selectable synchronous/asynchronous timing modes for Almost-
* *
* * * * * * * * * * * * *
Empty and Almost-Full flag... |
| Description |
2.5 VOLT HIGH-SPEED TeraSync? FIFO 36-BIT CONFIGURATIONS
|
| File Size |
530.30K /
57 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
IDT
|
| Part No. |
IDT72V36100 72V3690
|
| OCR Text |
...lag can default to one of eight preselected offsets Selectable synchronous/asynchronous timing modes for AlmostEmpty and Almost-Full flags Program programmable flags by either serial or parallel means Select IDT Standard timing (using EF an... |
| Description |
3.3 VOLT HIGH-DENSITY SUPERSYNC™ II 36-BIT FIFO From old datasheet system
|
| File Size |
562.55K /
36 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
IDT
|
| Part No. |
IDT72T72115 IDT72T7295 IDT72T72105
|
| OCR Text |
...lag can default to one of eight preselected offsets Program programmable flags by either serial or parallel means Selectable synchronous/asynchronous timing modes for AlmostEmpty and Almost-Full flags Separate SCLK input for Serial programm... |
| Description |
2.5 VOLT HIGH-SPEED TeraSync? FIFO 72-BIT CONFIGURATIONS
|
| File Size |
517.07K /
53 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|