| |
|
 |
MOTOROLA INC
|
| Part No. |
MRFIC1505R2
|
| OCR Text |
... addition to the mixers, a vco, pll, crystal oscillator, a/d converter and a loop filter are integrated onchip. output if is nominally 4.1 mhz. ? 105 db typical conversion gain ? 2.7 v operation ? 28 ma typical current consumption ? lowcost... |
| Description |
SPECIALTY TELECOM CIRCUIT, PQFP48
|
| File Size |
142.40K /
8 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
IDT2305A-1HDC8 2305A-1DCI8
|
| OCR Text |
...5a 3.3v zero delay clock buffer pll 8 clk1 clk2 clk3 clk4 control logic ref clkout 1 3 2 5 7 description: the idt2305a is a high-speed phase...if the input and output clamp-current ratings are observed. 3. the maximum package power dissipation... |
| Description |
2305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
|
| File Size |
59.77K /
7 Page |
View
it Online |
Download Datasheet |
| |
|
|
CYPRESS SEMICONDUCTOR CORP
|
| Part No. |
CY7B9234-270JCT
|
| OCR Text |
...liant ? dvb-asi compliant ? rx pll tolerant of long run length data patterns (>20 bits) ? 8b/10b-coded or 10-bit unencoded ? ttl synchrono...if ena is low (or on the next rising ckw with enn low). if ena and enn are high, a null charac... |
| Description |
SMPTE HOTLink® Transmitter/Receiver
|
| File Size |
404.04K /
32 Page |
View
it Online |
Download Datasheet |
| |
|
|
CYPRESS SEMICONDUCTOR CORP
|
| Part No. |
CY25100KSXI-XXX CY25100KZXI-XXXT
|
| OCR Text |
... integrated phase-locked loop (pll) field-programmable ? cy25100scf and cy25100sif, 8-pin soic ? cy25100zcf and cy25100zif, 8-pin tssop p...if required. the input to the cy25100 can be either a crystal or a clock signal. the input frequency... |
| Description |
200 MHz, OTHER CLOCK GENERATOR, PDSO8
|
| File Size |
301.23K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
345RI-XX 345RI-XXLFT
|
| OCR Text |
pll field programmabl e ss versaclock synthesizer ics345 idt? / ics? triple pll field programmable ss versaclock synthesizer 1 ics345 rev l...if needed) should be placed close to the clock output. 4) an optimum layout is one with all compone... |
| Description |
200 MHz, OTHER CLOCK GENERATOR, PDSO20
|
| File Size |
157.01K /
9 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
