| |
|
 |
Alliance Semiconductor ...
|
| Part No. |
AS4C32M16MD1A AS4C32M16MD1A-5BCN
|
| OCR Text |
...itch ball grid array) ? cas latency: 2 and 3 ? burst length: 2, 4, 8 and 16 ? burst type: sequential or interleave ? 64 ms refresh period ? interface: lvcmos ? table 1. speed gr ade information speed grade clock frequency cas latency ... |
| Description |
60 ball FBGA PACKAGE
|
| File Size |
2,393.14K /
53 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Alliance Semiconductor ...
|
| Part No. |
AS4C32M16D2A-25BIN
|
| OCR Text |
...egisters ? posted cas# additive latency (al): 0, 1, 2, 3, 4, 5, 6 ? write latency = read latency - 1 t ck ? burst lengths: 4 or 8 ? burst type: sequential / interleave ? dll enable/disable ? off-chip driver (ocd) - impedance adjustment - ad... |
| Description |
Fully synchronous operation
|
| File Size |
3,101.40K /
61 Page |
View
it Online |
Download Datasheet |
| |
|
|
Alliance Semiconductor ...
|
| Part No. |
AS4C32M16D2A-25BCN
|
| OCR Text |
...egisters ? posted cas# additive latency (al): 0, 1, 2, 3, 4, 5, 6 ? write latency = read latency - 1 t ck ? burst lengths: 4 or 8 ? burst type: sequential / interleave ? dll enable/disable ? off-chip driver (ocd) - impedance adjustment - ad... |
| Description |
Fully synchronous operation
|
| File Size |
2,185.60K /
61 Page |
View
it Online |
Download Datasheet |
| |
|
|
Alliance Semiconductor ...
|
| Part No. |
AS4C32M16D2A-25BAN
|
| OCR Text |
...egisters ? posted cas# additive latency (al): 0, 1, 2, 3, 4, 5, 6 ? write latency = read latency - 1 t ck ? burst lengths: 4 or 8 ? burst type: sequential / interleave ? dll enable/disable ? off-chip driver (ocd) - impedance adjustment - ad... |
| Description |
Fully synchronous operation
|
| File Size |
3,361.99K /
61 Page |
View
it Online |
Download Datasheet |
| |
|
|
Alliance Semiconductor ...
|
| Part No. |
AS4C32M16D2
|
| OCR Text |
...ch as posted cas# with additive latency, write latency = read latency -1, off-chip driver (ocd) impedance adjustment, and on die termination(odt) . all of the control and address inputs are synchronized with a pair of externally suppli... |
| Description |
512M (32M x 16 bit) DDRII Synchronous DRAM
|
| File Size |
1,490.56K /
70 Page |
View
it Online |
Download Datasheet |
| |
|
|
Maxim Integrated Produc...
|
| Part No. |
MAX14001AAP
|
| OCR Text |
...0 na throughput 8 10 12 ksps latency (no filtering) ain step input to cout transition (notes 4, 7) 12 150 s latency (2 readings) ain step input to cout transition (notes 4, 7) 92 270 s latency (4 readings) ain step input to cou... |
| Description |
Configurable, Isolated 10-bit ADCs for Multi-Range Binary Inputs
|
| File Size |
1,324.32K /
34 Page |
View
it Online |
Download Datasheet |
| |
|
|
TI store
|
| Part No. |
DP83849IF
|
| OCR Text |
...t for link, 10 /100 ? optimized latency for real time ethernet mb/s mode, activity, duplex and collision operation detect ? reference clock out ? single register access for complete phy ? rmii rev. 1.2 interface (configurable) status ? sni ... |
| Description |
<font color=red>[Old version datasheet]</font> PHYTER?DUAL Industrial Temperature with Fiber Support (FX) and Flexible Port Switching Dual Port 10/100 Mb/s Ethernet Physical Layer Tranceiver
|
| File Size |
1,334.86K /
104 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
