| |
|
 |
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
ICS1527G-110LF
|
| OCR Text |
...rojectors and plasma displays ? genlocking multiple video subsystems pin configurati on (16-pin tssop) vddd 1 vssd sda scl vsync i2cadr vdda vssq vddq clk hsync_out lock vsync _out hsync vssa 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 extfb gener... |
| Description |
1527 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
|
| File Size |
722.64K /
12 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Integrated Circuit Syst...
|
| Part No. |
ICS2008BY-10 ICS200 ICS2008B
|
| OCR Text |
...nning of line 5. this requires ?genlocking? to the incom- ing video. the video timing section locks to the video?s horizontal and vertical sync signal and generates a smpte sync. if some external sync source is available it can be input on ... |
| Description |
SMPTE Time Code Receiver/Generator
ER 35C 35#16 PIN PLUG
|
| File Size |
286.99K /
21 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
1526GILF
|
| OCR Text |
...rojectors and plasma displays ? genlocking multiple video subsystems pin configurati on (16-pin tssop) vddd 1 vssd sda scl vsync i2cadr vdda vssq vddq clk hsync_out lock vsync _out osc hsync vssa 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 general... |
| Description |
1526 SERIES, PLL BASED CLOCK DRIVER, 3 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
|
| File Size |
131.21K /
11 Page |
View
it Online |
Download Datasheet |
|
For
genlocking Found Datasheets File :: 42 Search Time::1.015ms
Page :: | 1 | 2 | 3 | <4> | 5 | |
▲Up To
Search▲ |
|
Price and Availability
|
