| |
|
 |
Integrated Device Techn...
|
| Part No. |
72V3631L15PFG8 72V3641L15PFG8
|
| OCR Text |
...ut register clka csa w/ r a ena mba port-a control logic reset logic rst clkb csb w /rb enb mbb port-b control logic mbf1 or ae b 0 - b 35 4658 drw 01 mail 2 register write pointer read pointer status flag logic mbf2 ir af fs 0 /sd fs 1 / ... |
| Description |
3.3 VOLT CMOS SyncFIFO
|
| File Size |
391.56K /
20 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
IDT
|
| Part No. |
IDT72V36102
|
| OCR Text |
...DIAGRAM
MBF1 CLKA CSA W/RA ENA mba Mail 1 Register
Input Register Output Register
Port-A Control Logic
RST1
FIFO1, Mail1 Reset Logic
36
RAM ARRAY 16,384 x 36 32,768 x 36 65,536 x 36
36
Write Pointer
Read Pointer EFB/... |
| Description |
3.3 VOLT CMOS SyncBiFIFO?
|
| File Size |
392.25K /
29 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
IDT723611L30PQF
|
| OCR Text |
... flag logic clka csa w/ r a ena mba port-a control logic reset logic rst clkb csb w/ r b enb mbb port-b control logic mbf1 ef ae b 0 - b 35 ff af fs 0 fs 1 programmable flag offset registers a 0 - a 35 parity gen/check parity generation f... |
| Description |
IC FIFO 64 X 36 SYNCHRONOUS FIFO MEMORY 0 70C PQFP-132 36/TUBE 64 X 36 OTHER FIFO, 15 ns, PQFP132
|
| File Size |
150.27K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
IDT72V3631L15PQF IDT72V3631L15PF
|
| OCR Text |
...ut register clka csa w/ r a ena mba port-a control logic reset logic rst clkb csb w /rb enb mbb port-b control logic mbf1 or ae b 0 - b 35 4658 drw 01 mail 2 register write pointer read pointer status flag logic mbf2 ir af fs 0 /sd fs 1 / ... |
| Description |
3.3 VOLT CMOS SyncFIFOTM 512 X 36 OTHER FIFO, 10 ns, PQFP132
3.3 VOLT CMOS SyncFIFOTM 512 X 36 OTHER FIFO, 10 ns, PQFP120
|
| File Size |
219.73K /
21 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT72V3613L12PQF IDT72V3613L15PQF
|
| OCR Text |
... flag logic clka csa w/ r a ena mba port-a control logic device control rst pefa mbf2 port-b control logic mbf1 ef ae 36 b 0 - b 35 ff af fs 0 fs 1 4661 drw 01 programmable flag offset registers a 0 - a 35 parity gen/check parity generati... |
| Description |
64 x 36 SyncFIFO, 3.3V
|
| File Size |
259.70K /
26 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
