| |
|
 |
Motorola
|
| Part No. |
MPC993
|
| OCR Text |
...edback signal. 3. Specification holds for a clock switch between two signals no greater than 400ps out of phase. Delta period change per cycle is averaged over the clock switch excursion. (See Applications Information section on page 4 for ... |
| Description |
Intelllgent Dynamlc Clock Swltch(IDCS) PLL Clock Drlver From old datasheet system
|
| File Size |
93.21K /
8 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Motorola
|
| Part No. |
MPC9993
|
| OCR Text |
...edback signal. 3. Specification holds for a clock switch between two signals no greater than 400ps out of phase. Delta period change per cycle is averaged over the clock switch excursion. (See Applications Information section on page 5 for ... |
| Description |
Intelllgent Dynamlc Clock Swltch(IDCS) PLL Clock Drlver From old datasheet system
|
| File Size |
109.55K /
8 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Fairchild
|
| Part No. |
CD4099BC
|
| OCR Text |
... Follows Data Unaddressed Latch holds Previous Data Addressable Latch Reset to "0" Reset to "0" Demultiplexer Clear Mode
holds Previous Data holds Previous Data Memory
H Follows Data H Reset to "0"
(c) 2002 Fairchild Semiconductor ... |
| Description |
8-Bit Addressable Latch From old datasheet system
|
| File Size |
58.56K /
6 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|