| |
|
 |
FREESCALE[Freescale Semiconductor, Inc]
|
| Part No. |
MPC8250_05 MPC8250 MPC8250VR
|
| OCR Text |
... Interrupt Controller 32 Kbytes Dual-Port RAM Serial DMAs Clock Counter 60x Bus
PCI Bus
32 bits, up to 66 MHz or
Local Bus
32 bits, ...host bridge and agent -- 32-bit data bus, 66 MHz, 3.3 V -- Synchronous and asynchronous 60x and PCI ... |
| Description |
Hardware Specifications
|
| File Size |
999.45K /
60 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
SAMSUNG[Samsung semiconductor]
|
| Part No. |
KFM1216Q2M-DED KFM1216Q2M KFM1216Q2M-DEB
|
| OCR Text |
...ection -. Burst Read Latency -. Dual Operation -. Invalid block definition and Identification method -. Error in write or read operation -. ...Host Interface:16bit * Internal BufferRAM(5K Bytes) - 1KB for BootRAM, 4KB for DataRAM * NAND Array ... |
| Description |
FLASH MEMORY
|
| File Size |
1,137.00K /
88 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Exar, Corp.
|
| Part No. |
XR16C872CQ
|
| OCR Text |
dual uart with 1284 parallel port and plug-and-play controller features plug and play isa bus specification compliant - auto configuration...host port - level ii electrical interface, needing no external transceivers - standard centronics/... |
| Description |
DUAL UART WITH 1284 PARALLEL PORT AND PLUG-AND-PLAY CONTROLLER 2 CHANNEL(S), 460.8K bps, SERIAL COMM CONTROLLER, PQFP100
|
| File Size |
356.80K /
60 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
ZARLINK[Zarlink Semiconductor Inc]
|
| Part No. |
PDSP16510A PDSP16256 PDSP16256A PDSP16350 PDSP16256/A
|
| OCR Text |
...D
OUTPUT DATA
Figure. 1 A dual filter application
EPROM
ADDR DATA
CHANGE COEFF POWER-ON RESET RES
COEFFICIENTS
PDSP 16256...host mode they are inputs from the host. A7 is not used when coefficients are loaded as 16-bit words... |
| Description |
Programmable FIR Filter
|
| File Size |
200.50K /
25 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
Zarlink Semiconductor, Inc.
|
| Part No. |
ZL50111GAG2
|
| OCR Text |
... to lius, framers, backplanes ? dual reference stratum 4 and 4e dpll for synchronous operation network interfaces ? up to 3 x 100 mbps mii ...host cpu interface (motorola powerquicc ? compatible) ? on-chip packet memory for self-contained ... |
| Description |
128, 256 and 1024 Channel CESoP Processors SPECIALTY TELECOM CIRCUIT, PBGA552
|
| File Size |
842.71K /
113 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|