| |
|
 |
Nanya Technology
|
| Part No. |
NT5DS16M8AT
|
| OCR Text |
...sk (DM) for write data
* DLL aligns DQ and DQS transitions with CK transitions, also aligns QFC transitions with CK during Read cycles * Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS * Burs... |
| Description |
(NT5DSxxMxAx) 128Mb DDR333/300 SDRAM
|
| File Size |
468.51K /
27 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Nanya Technology
|
| Part No. |
NT256D64S8HA0G-6
|
| OCR Text |
... h
4U t
om .c
* DRAM DLL aligns DQ and DQS transitions with clock transitions. Also aligns QFC transitions with clock during Read cycles * Address and control signals are fully synchronous to positive clock edge Unit 2 133 7.5 266 MH... |
| Description |
256MB DIMM
|
| File Size |
149.74K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
Nanya Technology
|
| Part No. |
NT256D64S88A0G
|
| OCR Text |
...6/200 32Mx8 SDRAM
* DRAM DLL aligns DQ and DQS transitions with clock transitions. Also aligns QFC transitions with clock during Read cycles
* Address and control signals are fully synchronous to positive clock edge - DIMM CAS Latency... |
| Description |
256MB DIMM
|
| File Size |
223.74K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
Nanya Techology
|
| Part No. |
NT5DS32M4AT
|
| OCR Text |
... mask (dm) for write data ? dll aligns dq and dqs transitions with ck transitions, also aligns qfc transitions with ck during read cycles ? commands entered on each positive ck edge; data and data mask referenced to both edges of dqs ? ... |
| Description |
(NT5DS16M8AT / NT5DS32M4AT) 128Mb DDR SDRAM
|
| File Size |
1,559.58K /
76 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
