| |
|
 |
IDT
|
| Part No. |
IDT5T93GL06
|
| OCR Text |
...mum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input leve...use conditions. 2. A 750mV crossing point level is specified to allow consistent, repeatable results... |
| Description |
2.5V LVDS 1:6 Glitchless Clock Buffer Terabuffer II
|
| File Size |
109.79K /
16 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
IDT[Integrated Device Technology]
|
| Part No. |
IDT5T9316NLI IDT5T9316 IDT5T9316NLI8
|
| OCR Text |
...mum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input leve...use conditions. 2. A 750mV crossing point level is specified to allow consistent, repeatable results... |
| Description |
2.5V LVDS 1:16 CLOCK BUFFER TERABUFFER II
|
| File Size |
92.92K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT[Integrated Device Technology]
|
| Part No. |
IDT5T9310NLI IDT5T9310 IDT5T9310NLI8
|
| OCR Text |
...mum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input leve...use conditions. 2. A 750mV crossing point level is specified to allow consistent, repeatable results... |
| Description |
2.5V LVDS 1:10 CLOCK BUFFER TERABUFFER II
|
| File Size |
88.04K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
HITACHI[Hitachi Semiconductor]
|
| Part No. |
HD74CDC857
|
| OCR Text |
...ifies the differential voltage |VTR-VCP| required for switching, where VTR is the true input level and VCP is the complementary input level....use the appropriate value specified under recommended operating conditions.
Switching Characteris... |
| Description |
3.3/2.5-V Phase-lock Loop Clock Driver
|
| File Size |
52.80K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT[Integrated Device Technology]
|
| Part No. |
IDT5T93GL0 IDT5T93GL06NLI IDT5T93GL06 IDT5T93GL06NLI8
|
| OCR Text |
...mum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input leve...use conditions. 2. A 750mV crossing point level is specified to allow consistent, repeatable results... |
| Description |
2.5V LVDS 1:6 Glitchless Clock Buffer TeraBuffer II
2.5V LVDS 1:6 GLITCHLESS CLOCK BUFFER TERABUFFER-TM II
|
| File Size |
105.00K /
15 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
