| |
|
 |
ATMEL
|
| Part No. |
ATXMEGA128D3 ATXMEGA256D3
|
| OCR Text |
...rs based on the avr ? enhanced risc architecture. by execug powerful instructions in a single clock cycle, the xmega d3 achieves throughpu...based microcontrollers. the xmega d3 devices provide the following features: in-system programmable... |
| Description |
8/16-bit XMEGA D3 Microcontroller
|
| File Size |
3,607.26K /
109 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ATMEL CORP
|
| Part No. |
AC80C52TXXX-25SHXXXD
|
| OCR Text |
...lers based on t he avr enhanced risc architecture. by executing powerful instructions in a single clock cycle, the xmega a3 achieves throughputs approaching 1 million instructions per second (mips) per mhz allowing the system designer to... |
| Description |
8-BIT, MROM, 25 MHz, MICROCONTROLLER, CDIP40
|
| File Size |
3,722.77K /
134 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
|
| Part No. |
MPC859TMPC859DSL MPC866EC
|
| OCR Text |
...tions processor module (CPM) -- RISC controller -- Communication-specific commands (for example, GRACEFUL STOP TRANSMIT, ENTER HUNT MODE, an...based local area network (LAN)) -- Asynchronous HDLC to support PPP (point-to-point protocol) -- App... |
| Description |
PowerQUICC™ Integrated Communications Processor
From old datasheet system
|
| File Size |
463.37K /
92 Page |
View
it Online |
Download Datasheet |
| |
|
|
PHILIPS[Philips Semiconductors]
|
| Part No. |
PR31500ABC PR31500
|
| OCR Text |
...R31500 consists of a MIPS R3000 RISC CPU with 4 KBytes of instruction cache memory and 1 KByte of data cache memory, plus integrated functio...based protocol * PR31500 always master source of clock and frame frequency and
phase; programmable ... |
| Description |
Poseidon embedded processor
|
| File Size |
125.53K /
24 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
