| |
|
 |
Hitachi America Ltd
|
| Part No. |
HM52Y64165FTT-75
|
| OCR Text |
...EAD A WRIT WRIT A ACTV PRE PALL mrs n-1 n H H H H H H H H H H H x x x x x x x x x x V x CS H L L L L L L L L L L L A12/ RAS CAS WE A13 x H H H H H H L L L L L x H H L L L L H H H L L x H L H H L L H L L H L x x x V V V V V V x x V A0 A10 to... |
| Description |
|
| File Size |
1,291.48K /
56 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
HYNIX
|
| Part No. |
HY5DU56162 HY5DU561622CT
|
| OCR Text |
... the MODE REGISTER SET command (mrs or Emrs). Command Inputs: /RAS, /CAS and /WE (along with /CS) define the command being entered. Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH alo... |
| Description |
256M-P DDR SDRAM
|
| File Size |
372.02K /
35 Page |
View
it Online |
Download Datasheet
|
| |
|
 |

Samsung semiconductor
|
| Part No. |
K4S561632C-TC75 K4S561632C K4S561632C-L1H K4S561632C-L1L K4S561632C-L60 K4S561632C-L75 K4S561632C-L7C K4S561632C-TC K4S561632C-TC7C
|
| OCR Text |
...ddress * Four banks operation * mrs cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave) * All inputs are sampled at the positive going edge of the system cl... |
| Description |
16M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 IC,SDRAM,4X4MX16,CMOS,TSOP,54PIN,PLASTIC 256Mbit SDRAM 4M x 16bit x 4 Banks Synchronous DRAM
|
| File Size |
112.98K /
11 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|