| |
|
 |
linear
|
| Part No. |
LTC2234
|
| OCR Text |
...e ended with a sine wave, PECL, lvds, ttl, or CMOS inputs. An optional clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.
APPLICATIO S
Wireless and Wired Broadband Communicati... |
| Description |
10-Bit, 135Msps ADC
|
| File Size |
507.08K /
24 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Maxim
|
| Part No. |
MAX3882EVKIT
|
| OCR Text |
...ided for the NRZ data input and lvds data outputs, as well as system loopback functions. The 50 connectors allow for direct connection with ...ttl high for LOL (LED off) indicates PLL frequency lock. A ttl low for LOL (LED on) indicates loss-o... |
| Description |
Evaluation Kit for the MAX3882
|
| File Size |
234.02K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
MAXIM - Dallas Semiconductor
|
| Part No. |
MAX3882
|
| OCR Text |
...bps and generates four parallel lvds data outputs at 622Mbps/667Mbps. Included is an additional high-speed serial data input for system loop...ttl-compatible loss-of-lock output is provided. The device provides a vertical threshold adjustment ... |
| Description |
2.488Gbps/2.67Gbps 1:4 Demultiplexer with Clock and Data Recovery and Limiting Amplifier
|
| File Size |
308.68K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
Maxim Integrated Products, Inc.
|
| Part No. |
MAX3953EVKIT
|
| OCR Text |
...rface with +3.3V CML inputs and lvds outputs. o Single +3.3V Supply o 9.953Gbps/10.312Gbps Evaluation o Fully Assembled and Tested o Fully M...ttl. CLKSEL is the control input for clock holdover. When CLKSEL = GND, PCLKO is derived from the in... |
| Description |
Evaluation Kit for the MAX3953
|
| File Size |
411.79K /
6 Page |
View
it Online |
Download Datasheet |
| |
|
|
Maxim Integrated Products, Inc.
MAXIM - Dallas Semiconductor
|
| Part No. |
MAX3953
|
| OCR Text |
... demultiplexed into 16 parallel lvds outputs. Using Maxim's SiGe bipolar process, the MAX3953 can achieve 0.75UI of high-frequency jitter to...ttl-compatible loss-of-lock (LOL) and sync-error (SYNC_ERR) indicators that allow the user to verify... |
| Description |
10Gbps 1:16 Deserializer with Clock Recovery
|
| File Size |
308.32K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
ALSC[Alliance Semiconductor Corporation]
|
| Part No. |
P1817A-B P1817AF-08ST I1817A-08SR I1817BF-08TR P1817A P1817A-08ST
|
| OCR Text |
...hip and other displays using an lvds interface, PC peripheral devices, and embedded systems.
Product Description
The P1817 is a versatile spread spectrum frequency modulator designed specifically for input clock frequencies. The P1817 r... |
| Description |
Input Frequency Range 6 MHz to 210 MHz
Low-Power Mobile VGA EMI Reduction IC
|
| File Size |
295.80K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
ALSC
|
| Part No. |
P1819A-H ASM3P1819N P1819C-08TT P1819H-08ST P1819H-08TR
|
| OCR Text |
...s EMI management for memory and lvds interfacesin mobile graphic chipsets and high-speed digital applications such as PC peripheral devices, consumer electronics, and embedded controller systems.
Block Diagram
D_C PD# SRS
VDD
Mo... |
| Description |
40 MHz, OTHER CLOCK GENERATOR, PDSO8
Input Frequency Range 6 MHz to 210 MHz
|
| File Size |
227.15K /
10 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
